{"id":"https://openalex.org/W1792381030","doi":"https://doi.org/10.1109/iscas.2002.1010238","title":"Logic synthesis for PLA with 2-input logic elements","display_name":"Logic synthesis for PLA with 2-input logic elements","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1792381030","doi":"https://doi.org/10.1109/iscas.2002.1010238","mag":"1792381030"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073098982","display_name":"Hiroaki Yoshida","orcid":"https://orcid.org/0000-0002-5370-7451"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Yoshida","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111968384","display_name":"H. Yamaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamaoka","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ikeda","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Asada","raw_affiliation_strings":["VLSI Design and Education Center(VDEC), University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center(VDEC), University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073098982"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.742,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7118549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"373"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12452","display_name":"Electrowetting and Microfluidic Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.7985315918922424},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.723216712474823},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6244778037071228},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6159998774528503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6133733987808228},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6057575941085815},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5826069712638855},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4771289825439453},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3864036500453949},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37065398693084717},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33313217759132385},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.22137323021888733},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16629913449287415},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11936408281326294}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.7985315918922424},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.723216712474823},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6244778037071228},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6159998774528503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6133733987808228},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6057575941085815},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5826069712638855},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4771289825439453},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3864036500453949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37065398693084717},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33313217759132385},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22137323021888733},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16629913449287415},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11936408281326294}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2002.1010238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.99.7336","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.99.7336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.mos.t.u-tokyo.ac.jp/~hiroaki/papers/yoshida_iscas2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1508262445","https://openalex.org/W1545498413","https://openalex.org/W1993937043","https://openalex.org/W1997941343","https://openalex.org/W2011755584","https://openalex.org/W2036887642","https://openalex.org/W2052652173","https://openalex.org/W2111250994","https://openalex.org/W2151776590","https://openalex.org/W4254174266","https://openalex.org/W4256048763","https://openalex.org/W6653271842"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2118487491","https://openalex.org/W2152533674","https://openalex.org/W1593138522","https://openalex.org/W2155174752","https://openalex.org/W2991771859","https://openalex.org/W2356714888","https://openalex.org/W1553855433","https://openalex.org/W2096750766","https://openalex.org/W2006855068"],"abstract_inverted_index":{"In":[0,38],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,34,65,85],"new":[6,86],"logic":[7,14,20,43,62,80,87],"synthesis":[8],"method":[9,72,104],"for":[10,90],"PLA":[11,17],"with":[12,18,84],"2-input":[13,19,42,91],"elements.":[15],"A":[16],"elements":[21],"can":[22,57,94,99],"achieve":[23],"low-power":[24],"dissipation":[25],"and":[26,33,98,108],"high-speed":[27],"operation":[28],"by":[29],"using":[30],"latch":[31],"sense-amplifiers":[32],"charge":[35],"sharing":[36],"scheme.":[37],"addition,":[39],"an":[40],"arbitrary":[41],"function":[44],"is":[45],"conveniently":[46],"implemented":[47,97,107],"in":[48,64],"place":[49],"of":[50,61,76],"the":[51,70,77,109],"conventional":[52],"AND/OR":[53],"planes.":[54],"Therefore":[55],"it":[56,93],"realize":[58],"some":[59],"classes":[60],"functions":[63],"smaller":[66],"circuit":[67],"area.":[68],"Since":[69],"proposed":[71],"makes":[73],"full":[74],"use":[75],"existing":[78],"multiple-valued":[79],"minimization":[81],"algorithms":[82],"along":[83],"extraction":[88],"technique":[89],"functions,":[92],"be":[95],"easily":[96],"handle":[100],"practical":[101],"circuits.":[102],"The":[103],"has":[105],"been":[106],"experimental":[110],"results":[111],"are":[112],"presented.":[113]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}