{"id":"https://openalex.org/W1576404245","doi":"https://doi.org/10.1109/iscas.2002.1010210","title":"A critical look at design guidelines for SOI logic gates","display_name":"A critical look at design guidelines for SOI logic gates","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1576404245","doi":"https://doi.org/10.1109/iscas.2002.1010210","mag":"1576404245"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Kanj","raw_affiliation_strings":["Department of ECE and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, USA","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019748322","display_name":"Elyse Rosenbaum","orcid":"https://orcid.org/0000-0002-3919-9833"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Rosenbaum","raw_affiliation_strings":["Department of ECE and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, USA","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE and Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.7142478227615356},{"id":"https://openalex.org/keywords/upset","display_name":"Upset","score":0.6633816957473755},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6501573324203491},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.6335630416870117},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5817813873291016},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5669005513191223},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.55573970079422},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4932200312614441},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4703298509120941},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4661411643028259},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4450400471687317},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.4254704713821411},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3836510181427002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29950541257858276},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24981829524040222},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.24741768836975098},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23197540640830994},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19282791018486023},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.14025068283081055},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.07174134254455566}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.7142478227615356},{"id":"https://openalex.org/C2778002589","wikidata":"https://www.wikidata.org/wiki/Q2406791","display_name":"Upset","level":2,"score":0.6633816957473755},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6501573324203491},{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.6335630416870117},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5817813873291016},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5669005513191223},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.55573970079422},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4932200312614441},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4703298509120941},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4661411643028259},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4450400471687317},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.4254704713821411},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3836510181427002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29950541257858276},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24981829524040222},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.24741768836975098},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23197540640830994},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19282791018486023},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.14025068283081055},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.07174134254455566},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1491093261","https://openalex.org/W1528549966","https://openalex.org/W1565517300","https://openalex.org/W2034380905","https://openalex.org/W2160147441","https://openalex.org/W3143002681","https://openalex.org/W4299933435"],"related_works":["https://openalex.org/W2050591234","https://openalex.org/W2171918386","https://openalex.org/W2594780754","https://openalex.org/W2534190481","https://openalex.org/W2991771859","https://openalex.org/W2118487491","https://openalex.org/W4285230816","https://openalex.org/W2158157809","https://openalex.org/W2152037510","https://openalex.org/W2139625229"],"abstract_inverted_index":{"Design":[0],"guidelines":[1],"for":[2,23,26,31,51],"static":[3],"and":[4,60],"domino":[5],"SOI":[6,24],"CMOS":[7],"are":[8,37],"evaluated.":[9],"Restructuring":[10],"the":[11],"logic":[12],"to":[13,39,56],"eliminate":[14],"gates":[15],"with":[16],"large":[17],"fan-ins":[18],"is":[19,44],"almost":[20],"as":[21,25,47],"beneficial":[22],"bulk-Si.":[27],"Published":[28],"design":[29],"fixes":[30],"eliminating":[32,52],"parasitic":[33],"bipolar":[34,58],"induced":[35],"upset":[36,54],"shown":[38],"be":[40],"imperfect.":[41],"PHI":[42],"predischarge":[43],"thus":[45],"proposed":[46],"an":[48],"improved":[49],"method":[50],"data":[53],"due":[55],"both":[57],"leakage":[59],"charge":[61],"sharing.":[62]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}