{"id":"https://openalex.org/W1553873890","doi":"https://doi.org/10.1109/iscas.2002.1010186","title":"Testability of path history memories with register-exchange architecture used in Viterbi-decoders","display_name":"Testability of path history memories with register-exchange architecture used in Viterbi-decoders","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1553873890","doi":"https://doi.org/10.1109/iscas.2002.1010186","mag":"1553873890"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062437278","display_name":"S.R. Meier","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S.R. Meier","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Corporate Dev., Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Corporate Dev., Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001497995","display_name":"M. Steinert","orcid":"https://orcid.org/0009-0004-6658-5352"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Steinert","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Corporate Dev., Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Corporate Dev., Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050334366","display_name":"Saket D. Buch","orcid":"https://orcid.org/0000-0003-4717-8423"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Buch","raw_affiliation_strings":["Corporate Development, Infineon Technologies, Munich, Germany","Corporate Dev., Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Development, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Corporate Dev., Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":0.2479,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5072003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7713454961776733},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7534759044647217},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7010461091995239},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5863435864448547},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.5685206055641174},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5471959114074707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.507091760635376},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4945368468761444},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4791088104248047},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4435674846172333},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.43740034103393555},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4113099277019501},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3782643973827362},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.34465086460113525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3236994445323944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21143382787704468},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.18395352363586426},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17980140447616577},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16525352001190186},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12757626175880432},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11022946238517761},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07243567705154419},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.07190799713134766}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7713454961776733},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7534759044647217},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7010461091995239},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5863435864448547},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.5685206055641174},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5471959114074707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.507091760635376},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4945368468761444},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4791088104248047},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4435674846172333},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.43740034103393555},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4113099277019501},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3782643973827362},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34465086460113525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3236994445323944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21143382787704468},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.18395352363586426},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17980140447616577},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16525352001190186},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12757626175880432},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11022946238517761},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07243567705154419},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.07190799713134766},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1855007419","https://openalex.org/W2121123960","https://openalex.org/W2122683098","https://openalex.org/W2142384583","https://openalex.org/W2148322336","https://openalex.org/W2158647525","https://openalex.org/W2161457263"],"related_works":["https://openalex.org/W1512587249","https://openalex.org/W2119351822","https://openalex.org/W2943428598","https://openalex.org/W3146245284","https://openalex.org/W1968452000","https://openalex.org/W2116881166","https://openalex.org/W2340052325","https://openalex.org/W1992599559","https://openalex.org/W2327770063","https://openalex.org/W3031189840"],"abstract_inverted_index":{"Viterbi":[0],"decoders":[1],"with;":[2],"register-exchange":[3],"path-history":[4],"contain":[5],"a":[6,45],"large":[7],"number":[8],"of":[9,14,25],"registers":[10,16,49],"and":[11,27],"multiplexers.":[12],"Insertion":[13],"scan-path":[15],"for":[17],"testing":[18],"purposes":[19],"would":[20],"generate":[21],"overhead":[22],"in":[23,43,57],"terms":[24],"area":[26],"power-consumption.":[28],"To":[29],"avoid":[30],"scan-registers":[31],"a,":[32],"methodology":[33],"is":[34],"presented,":[35],"that":[36,47,53],"allows":[37],"controlling":[38],"the":[39,48],"already":[40],"available":[41],"multiplexers":[42],"such":[44],"way,":[46],"form":[50],"non-merging":[51],"chains":[52],"can":[54],"be":[55],"included":[56],"scan-paths.":[58]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}