{"id":"https://openalex.org/W1875858014","doi":"https://doi.org/10.1109/iscas.2002.1009906","title":"A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL","display_name":"A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1875858014","doi":"https://doi.org/10.1109/iscas.2002.1009906","mag":"1875858014"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1009906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Mohanram","raw_affiliation_strings":["University of Texas, Austin, Austin, TX, USA","Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113492660","display_name":"C. Vamsi Krishna","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.V. Krishna","raw_affiliation_strings":["University of Texas, Austin, Austin, TX, USA","Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012356472","display_name":"Nur A. Touba","orcid":"https://orcid.org/0000-0001-5083-6701"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.A. Touba","raw_affiliation_strings":["University of Texas, Austin, Austin, TX, USA","Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9708999991416931,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.795137882232666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7554947137832642},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.571732759475708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4632939100265503},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43530553579330444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4260324239730835},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4091707766056061},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.286578893661499}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.795137882232666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7554947137832642},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.571732759475708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4632939100265503},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43530553579330444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4260324239730835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4091707766056061},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.286578893661499}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1009906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W111398055","https://openalex.org/W2099959439","https://openalex.org/W2133687702","https://openalex.org/W2153384046","https://openalex.org/W2155161304","https://openalex.org/W4285719527","https://openalex.org/W6604484734"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W1761969858","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2132512458"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"methodology":[4,49,99,111],"for":[5],"automated":[6],"insertion":[7,27],"of":[8,33,93],"concurrent":[9],"error":[10],"detection":[11],"(CED)":[12],"circuitry":[13,75],"in":[14,122],"synthesizable":[15],"Verilog":[16,82],"RTL":[17],"that":[18,45,68,96],"allows":[19],"easy":[20],"tradeoff":[21],"between":[22],"overhead":[23],"and":[24,53],"coverage.":[25],"The":[26,56,73,110],"is":[28,38,76],"done":[29],"at":[30],"the":[31,34,47,60,81,90,97,101,117],"front-end":[32],"synthesis":[35],"process":[36],"which":[37,88],"highly":[39],"advantageous.":[40],"Computer-aided":[41],"design":[42,94,119],"(CAD)":[43],"tools":[44,58],"support":[46],"proposed":[48,98],"have":[50],"been":[51],"implemented":[52],"are":[54,86],"described.":[55],"CAD":[57],"allow":[59],"designer":[61,102],"to":[62,103,106],"select":[63],"from":[64,105],"different":[65],"CED":[66,74],"schemes":[67],"provide":[69],"various":[70],"cost/coverage":[71,108],"tradeoffs.":[72],"then":[77],"automatically":[78],"inserted":[79],"into":[80,116],"design.":[83],"Experimental":[84],"results":[85],"shown":[87],"demonstrate":[89],"broad":[91],"range":[92],"points":[95],"offers":[100],"choose":[104],"satisfy":[107],"requirements.":[109],"can":[112],"be":[113],"seamlessly":[114],"integrated":[115],"typical":[118],"flow":[120],"used":[121],"industry.":[123]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}