{"id":"https://openalex.org/W1552948798","doi":"https://doi.org/10.1109/iscas.2002.1009883","title":"Optimizing finite state machines for system-on-chip communication","display_name":"Optimizing finite state machines for system-on-chip communication","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1552948798","doi":"https://doi.org/10.1109/iscas.2002.1009883","mag":"1552948798"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1009883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109894961","display_name":"Veeti Lahtinen","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"V. Lahtinen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"K. Kuusilinna","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Hamalainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2325,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.40471869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7857192754745483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7660129070281982},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6736400723457336},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6347566843032837},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5599527955055237},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48162025213241577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47767478227615356},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46144169569015503},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.453813761472702},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.45048946142196655},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44690296053886414},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.4387184977531433},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43414241075515747},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.41910573840141296},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4002264142036438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3615727722644806},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1322358250617981},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10067805647850037},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08256655931472778}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7857192754745483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7660129070281982},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6736400723457336},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6347566843032837},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5599527955055237},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48162025213241577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47767478227615356},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46144169569015503},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.453813761472702},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.45048946142196655},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44690296053886414},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.4387184977531433},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43414241075515747},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.41910573840141296},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4002264142036438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3615727722644806},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1322358250617981},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10067805647850037},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08256655931472778},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1009883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1606129576","https://openalex.org/W1986698883","https://openalex.org/W2108589116","https://openalex.org/W2159167597","https://openalex.org/W2490203607","https://openalex.org/W4242118294"],"related_works":["https://openalex.org/W2129678152","https://openalex.org/W3151908233","https://openalex.org/W2057268231","https://openalex.org/W1508156141","https://openalex.org/W2059569687","https://openalex.org/W2001877200","https://openalex.org/W2171872191","https://openalex.org/W2169666835","https://openalex.org/W1969623596","https://openalex.org/W2124403023"],"abstract_inverted_index":{"In":[0,15],"this":[1,66,86],"paper,":[2],"finite":[3],"state":[4],"machine":[5],"(FSM)":[6],"optimization":[7,29,49,90],"for":[8,33],"a":[9,36],"system-on-chip":[10],"(SoC)":[11],"interconnection":[12,18],"is":[13,24,35,44],"presented.":[14],"the":[16,20,31,54,60],"used":[17,25],"architecture,":[19],"same":[21],"interface":[22,32],"block":[23],"repeatedly":[26],"and,":[27,47],"therefore,":[28,48],"of":[30,65],"synthesis":[34,61],"very":[37],"critical":[38],"implementation":[39],"issue.":[40],"However,":[41],"low-level":[42],"hand-optimization":[43],"not":[45],"desirable":[46],"should":[50],"be":[51],"performed":[52],"in":[53,59],"high-level":[55],"description":[56],"or":[57],"automatically":[58,87],"process.":[62],"The":[63],"results":[64],"paper":[67],"suggest":[68],"that":[69],"design":[70],"space":[71],"exploration":[72],"leads":[73],"to":[74,84],"substantial":[75],"improvements":[76],"when":[77],"constructing":[78],"complex":[79],"SoCs.":[80],"Ideas":[81],"on":[82],"how":[83],"support":[85],"with":[88],"FSM":[89],"are":[91],"shown.":[92]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}