{"id":"https://openalex.org/W1873078196","doi":"https://doi.org/10.1109/iscas.2002.1009879","title":"Low depth carry lookahead addition using charge recycling threshold logic","display_name":"Low depth carry lookahead addition using charge recycling threshold logic","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1873078196","doi":"https://doi.org/10.1109/iscas.2002.1009879","mag":"1873078196"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1009879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080441562","display_name":"Peter Celinski","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"P. Celinski","raw_affiliation_strings":["Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053660700","display_name":"Said F. Al-Sarawi","orcid":"https://orcid.org/0000-0002-3242-8197"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"S. Al-Sarawi","raw_affiliation_strings":["Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040978000","display_name":"Derek Abbott","orcid":"https://orcid.org/0000-0002-0945-2674"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"D. Abbott","raw_affiliation_strings":["Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for High Performance Integrated Technologies & Systems (CHiPTec), The Department of Electrical and Electronic Engineering, Adelaide University, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089728021","display_name":"Jos\u00e9 F. L\u00f3pez","orcid":"https://orcid.org/0000-0002-6304-2801"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.F. Lopez","raw_affiliation_strings":["Research Institute for Applied Microelectronics, Universidad de Las Palmas de G. C, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Institute for Applied Microelectronics, Universidad de Las Palmas de G. C, Spain","institution_ids":["https://openalex.org/I119635470"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.813,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90951706,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8284812569618225},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6634453535079956},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6570466756820679},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.6293593645095825},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.616514265537262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.609991192817688},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5771172046661377},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5752431750297546},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5671175718307495},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5111435055732727},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4578160345554352},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4567188024520874},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4565463066101074},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4382554590702057},{"id":"https://openalex.org/keywords/charge","display_name":"Charge (physics)","score":0.43112945556640625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32842761278152466},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3180590867996216},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25421610474586487},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19582286477088928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16430681943893433},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14434435963630676},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.06861689686775208}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8284812569618225},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6634453535079956},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6570466756820679},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.6293593645095825},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.616514265537262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.609991192817688},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5771172046661377},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5752431750297546},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5671175718307495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5111435055732727},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4578160345554352},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4567188024520874},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4565463066101074},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4382554590702057},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.43112945556640625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32842761278152466},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3180590867996216},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25421610474586487},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19582286477088928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16430681943893433},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14434435963630676},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.06861689686775208},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iscas.2002.1009879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.726.8538","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.726.8538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eleceng.adelaide.edu.au/personal/dabbott/conference/CAS_celinski2002.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.727.4578","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.727.4578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eleceng.adelaide.edu.au/personal/dabbott/conference/IEE_celinski2002.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.86.7797","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.7797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eleceng.adelaide.edu.au/Personal/dabbott/publications/ISC_celinski2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1481901525","https://openalex.org/W1566416706","https://openalex.org/W1999256336","https://openalex.org/W2023643719","https://openalex.org/W2152142824","https://openalex.org/W6628866159"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2118487491","https://openalex.org/W2152533674","https://openalex.org/W1593138522","https://openalex.org/W2155174752","https://openalex.org/W1553855433","https://openalex.org/W2096750766","https://openalex.org/W2102499515","https://openalex.org/W2167525841","https://openalex.org/W2021357106"],"abstract_inverted_index":{"The":[0,35],"main":[1],"result":[2],"of":[3,9],"this":[4],"paper":[5],"is":[6],"the":[7,27],"development":[8],"a":[10,41],"low":[11,43],"depth":[12],"carry":[13],"lookahead":[14],"addition":[15],"technique":[16],"based":[17],"on":[18],"threshold":[19,32],"logic.":[20],"Two":[21],"such":[22],"adders":[23,36],"are":[24,37],"designed":[25],"using":[26],"recently":[28],"proposed":[29],"charge":[30],"recycling":[31],"logic":[33,44],"gate.":[34],"shown":[38],"to":[39,54],"have":[40],"very":[42],"depth,":[45],"and":[46,50],"significantly":[47],"reduced":[48],"area":[49],"power":[51],"dissipation":[52],"compared":[53],"other":[55],"dynamic":[56],"CMOS":[57],"implementations.":[58]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}