{"id":"https://openalex.org/W1496753852","doi":"https://doi.org/10.1109/iscas.2002.1009876","title":"A 3.3 V 1 GHz high speed pipelined Booth multiplier","display_name":"A 3.3 V 1 GHz high speed pipelined Booth multiplier","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1496753852","doi":"https://doi.org/10.1109/iscas.2002.1009876","mag":"1496753852"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1009876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113463527","display_name":"Hwang\u2010Cherng Chow","orcid":null},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hwang-Cherng Chow","raw_affiliation_strings":["Institute of Semiconductor Technology, Chang Gung University, Taiwan","Inst. of Semicond. Technol., Chang Gung Univ., Kwei-Shan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Semiconductor Technology, Chang Gung University, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Inst. of Semicond. Technol., Chang Gung Univ., Kwei-Shan, Taiwan","institution_ids":["https://openalex.org/I173093425"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005575420","display_name":"I\u2010Chyn Wey","orcid":"https://orcid.org/0000-0003-3412-6958"},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Chyn Wey","raw_affiliation_strings":["Institute of Semiconductor Technology, Chang Gung University, Taiwan","Inst. of Semicond. Technol., Chang Gung Univ., Kwei-Shan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Semiconductor Technology, Chang Gung University, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Inst. of Semicond. Technol., Chang Gung Univ., Kwei-Shan, Taiwan","institution_ids":["https://openalex.org/I173093425"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5113463527"],"corresponding_institution_ids":["https://openalex.org/I173093425"],"apc_list":null,"apc_paid":null,"fwci":1.0434,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75501322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.820117712020874},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.674302875995636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6152074933052063},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5921804904937744},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5796427726745605},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4671931266784668},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.44808143377304077},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4409600794315338},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4291191101074219},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41636741161346436},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35240525007247925},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.2995474338531494},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29607832431793213},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26620617508888245},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2514547109603882},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2506038546562195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14417049288749695},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1171618402004242}],"concepts":[{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.820117712020874},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.674302875995636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6152074933052063},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5921804904937744},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5796427726745605},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4671931266784668},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.44808143377304077},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4409600794315338},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4291191101074219},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41636741161346436},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35240525007247925},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2995474338531494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29607832431793213},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26620617508888245},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2514547109603882},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2506038546562195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14417049288749695},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1171618402004242},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1009876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W619395064","https://openalex.org/W1633471522","https://openalex.org/W2056752243","https://openalex.org/W2098123161","https://openalex.org/W2103684670","https://openalex.org/W2107088801","https://openalex.org/W2120050065","https://openalex.org/W2140863609","https://openalex.org/W2143699720","https://openalex.org/W2166243422","https://openalex.org/W2535245136","https://openalex.org/W6619332755","https://openalex.org/W6678118252"],"related_works":["https://openalex.org/W1472213334","https://openalex.org/W2382868248","https://openalex.org/W1969197658","https://openalex.org/W3019093293","https://openalex.org/W3135478895","https://openalex.org/W2367936931","https://openalex.org/W3146120960","https://openalex.org/W86667661","https://openalex.org/W2600190058","https://openalex.org/W2590051459"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,11,40,53,64,83,99,106],"new":[4,12],"MBE":[5,13,50,56,73],"(modified":[6],"Booth":[7,32,66,90],"encoding)":[8],"encoder,":[9],"and":[10,68],"decoder":[14,57,74],"are":[15],"proposed":[16,30],"at":[17,95],"the":[18,24,36,45,49,55,60,69,72],"CMOS":[19],"transistor":[20],"level":[21],"to":[22,79],"improve":[23],"performance":[25],"of":[26,39,63,71,109],"traditional":[27],"multipliers.":[28],"The":[29],"pipelined":[31,65,88],"multiplier":[33,91],"can":[34,75],"reduce":[35],"delay":[37],"time":[38],"critical":[41],"path":[42],"by":[43],"levelling":[44],"complex":[46],"gate":[47],"in":[48,98],"decoder.":[51],"As":[52],"result,":[54],"is":[58,93],"never":[59],"speed":[61,70,87],"bottleneck":[62],"multiplier,":[67],"be":[76],"improved":[77],"up":[78],"66.3":[80],"percent.":[81],"Finally,":[82],"low":[84],"voltage,":[85],"high":[86],"glitch-free":[89],"architecture":[92],"presented":[94],"1":[96],"GHz":[97],"TSMC":[100],"0.35":[101],"/spl":[102],"mu/m":[103],"process":[104],"with":[105],"power":[107],"consumption":[108],"only":[110],"100.52":[111],"mW.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}