{"id":"https://openalex.org/W1759128608","doi":"https://doi.org/10.1109/iscas.2002.1009847","title":"Sequence-pair based placement with boundary constraints","display_name":"Sequence-pair based placement with boundary constraints","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1759128608","doi":"https://doi.org/10.1109/iscas.2002.1009847","mag":"1759128608"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1009847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101857296","display_name":"Chih\u2010Hung Lee","orcid":"https://orcid.org/0000-0003-4703-8877"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Hung Lee","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089287018","display_name":"Yi-Lin Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Lin Hsieh","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026125491","display_name":"Hui\u2010Chun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hui-Chun Lee","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108416600","display_name":"Tsai\u2010Ming Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Ming Hsieh","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101857296"],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5929291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"341"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8461096286773682},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7702871561050415},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.7553993463516235},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7434029579162598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6763984560966492},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5949066281318665},{"id":"https://openalex.org/keywords/boundary-representation","display_name":"Boundary representation","score":0.5482429265975952},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5410439372062683},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5319471955299377},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5108591914176941},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.45974594354629517},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40329763293266296},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3503603935241699},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3348073363304138},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2592485547065735},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.25417184829711914},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17886552214622498},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1320713758468628}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8461096286773682},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7702871561050415},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.7553993463516235},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7434029579162598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6763984560966492},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5949066281318665},{"id":"https://openalex.org/C117258860","wikidata":"https://www.wikidata.org/wiki/Q895153","display_name":"Boundary representation","level":3,"score":0.5482429265975952},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5410439372062683},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5319471955299377},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5108591914176941},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.45974594354629517},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40329763293266296},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3503603935241699},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3348073363304138},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2592485547065735},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25417184829711914},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17886552214622498},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1320713758468628},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1009847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1009847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.7699999809265137,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2094042791","https://openalex.org/W2101106271","https://openalex.org/W2101859415","https://openalex.org/W2106542823","https://openalex.org/W2107166889","https://openalex.org/W2152479836","https://openalex.org/W2155619568","https://openalex.org/W4256007160","https://openalex.org/W6674301526","https://openalex.org/W6675330892"],"related_works":["https://openalex.org/W3015761757","https://openalex.org/W4256007160","https://openalex.org/W4205135025","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W1535529518","https://openalex.org/W2115502122","https://openalex.org/W2162365765","https://openalex.org/W2138401961","https://openalex.org/W2353155791"],"abstract_inverted_index":{"Floorplanning":[0],"is":[1,74],"an":[2],"important":[3],"stage":[4],"in":[5,62],"the":[6,20,25,32,38,44,57,60],"VLSI":[7],"physical":[8],"design.":[9],"In":[10],"this":[11],"paper,":[12],"we":[13,54],"present":[14],"a":[15],"new":[16],"algorithm":[17,51],"for":[18],"handling":[19],"module":[21,49],"placement":[22,50],"problem":[23],"with":[24],"consideration":[26],"of":[27,34,59],"boundary":[28,39],"constraints":[29,40],"based":[30,47],"on":[31,67],"representation":[33],"sequence-pair.":[35],"We":[36],"integrate":[37],"checking":[41],"rules":[42],"into":[43],"simulated":[45],"annealing":[46],"sequence-pair":[48],"such":[52],"that":[53,71],"can":[55],"keep":[56],"feasibility":[58],"solution":[61],"each":[63],"pertubation.":[64],"Experimental":[65],"results":[66],"MCNC":[68],"benchmarks":[69],"show":[70],"our":[72],"approach":[73],"quite":[75],"promising.":[76]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}