{"id":"https://openalex.org/W4240569795","doi":"https://doi.org/10.1109/isca.2014.6853228","title":"Reducing access latency of MLC PCMs through line striping","display_name":"Reducing access latency of MLC PCMs through line striping","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W4240569795","doi":"https://doi.org/10.1109/isca.2014.6853228"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2014.6853228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078098463","display_name":"Morteza Hoseinzadeh","orcid":"https://orcid.org/0000-0002-2872-9704"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Morteza Hoseinzadeh","raw_affiliation_strings":["Department of Computer Engineering, University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Technology, Tehran, Iran","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Department of Computer Engineering, University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Technology, Tehran, Iran","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Department of Computer Engineering, University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Technology, Tehran, Iran","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5208,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90179865,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.8332117795944214},{"id":"https://openalex.org/keywords/data-striping","display_name":"Data striping","score":0.8124446868896484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8069701194763184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.596380352973938},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.5282025933265686},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.4438784420490265},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4256584048271179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42042437195777893},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4190841317176819},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26461440324783325},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2578086853027344},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.11634412407875061}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.8332117795944214},{"id":"https://openalex.org/C83489325","wikidata":"https://www.wikidata.org/wiki/Q1332256","display_name":"Data striping","level":2,"score":0.8124446868896484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8069701194763184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.596380352973938},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.5282025933265686},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.4438784420490265},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4256584048271179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42042437195777893},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4190841317176819},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26461440324783325},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2578086853027344},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.11634412407875061},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2014.6853228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W142764049","https://openalex.org/W1978085294","https://openalex.org/W1983826793","https://openalex.org/W1991857235","https://openalex.org/W2035429180","https://openalex.org/W2036934942","https://openalex.org/W2041588416","https://openalex.org/W2043465878","https://openalex.org/W2047684617","https://openalex.org/W2048588974","https://openalex.org/W2055818721","https://openalex.org/W2094043668","https://openalex.org/W2097823832","https://openalex.org/W2102449048","https://openalex.org/W2105102111","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2115500527","https://openalex.org/W2120635877","https://openalex.org/W2122442616","https://openalex.org/W2123728009","https://openalex.org/W2124165274","https://openalex.org/W2124632665","https://openalex.org/W2130154972","https://openalex.org/W2130657217","https://openalex.org/W2135393827","https://openalex.org/W2138436606","https://openalex.org/W2143104608","https://openalex.org/W2155462575","https://openalex.org/W2157808045","https://openalex.org/W2159510485","https://openalex.org/W2164264749","https://openalex.org/W2167378726","https://openalex.org/W3143418657","https://openalex.org/W6605716994","https://openalex.org/W6680280441","https://openalex.org/W6683908860"],"related_works":["https://openalex.org/W2497716132","https://openalex.org/W4244708775","https://openalex.org/W1687767907","https://openalex.org/W4298083557","https://openalex.org/W646673227","https://openalex.org/W2365300955","https://openalex.org/W2022643596","https://openalex.org/W2057840203","https://openalex.org/W4240569795","https://openalex.org/W2108534683"],"abstract_inverted_index":{"Although":[0],"phase":[1],"change":[2],"memory":[3,112,135,142,175,196],"with":[4,39,157,191],"multi-bit":[5],"storage":[6],"capability":[7],"(known":[8],"as":[9,93,95,137],"MLC":[10,73,81,88,120],"PCM)":[11],"offers":[12],"a":[13,50,77,111,138,148,192,200],"good":[14],"combination":[15],"of":[16,46,68,80,87,126,140],"high":[17],"bit-density":[18],"and":[19,182],"non-volatility,":[20],"its":[21],"performance":[22],"is":[23,104],"severely":[24],"impacted":[25],"by":[26,75,178,184],"the":[27,66,72,83,100,124,144,173],"increased":[28],"read/write":[29],"latency.":[30],"Regarding":[31],"read":[32,92,121],"operation,":[33],"access":[34,176],"latency":[35,55,122,177],"increases":[36],"almost":[37],"linearly":[38],"respect":[40],"to":[41,118,130,152,186],"cell":[42],"density":[43],"(the":[44],"number":[45],"bits":[47],"stored":[48],"in":[49,71,123,162,195,199],"cell).":[51],"Since":[52],"reads":[53,70],"are":[54,160],"critical,":[56],"they":[57],"can":[58,90],"seriously":[59],"impact":[60],"system":[61],"performance.":[62],"This":[63],"paper":[64],"alleviates":[65],"problem":[67],"slow":[69],"PCM":[74,109],"exploiting":[76],"fundamental":[78],"property":[79,117],"devices:":[82],"Most-Significant":[84],"Bit":[85],"(MSB)":[86],"cells":[89,136],"be":[91],"fast":[94],"SLC":[96],"cells,":[97],"while":[98],"reading":[99],"Least-Significant":[101],"Bits":[102],"(LSBs)":[103],"slower.":[105],"We":[106],"propose":[107],"Striped":[108],"(SPCM),":[110],"architecture":[113],"that":[114,159,168],"leverages":[115],"this":[116],"keep":[119],"order":[125,129],"SLC's.":[127],"In":[128],"avoid":[131],"extra":[132],"writes":[133],"onto":[134],"result":[139],"striping":[141,163],"lines,":[143],"proposed":[145],"design":[146,170],"uses":[147],"pairing":[149],"write":[150],"queue":[151],"synchronize":[153],"write-back":[154],"requests":[155],"associated":[156],"blocks":[158],"paired":[161],"mode.":[164],"Our":[165],"evaluation":[166],"shows":[167],"our":[169],"significantly":[171],"improves":[172],"average":[174],"more":[179],"than":[180],"30%":[181],"IPC":[183],"up":[185],"25%":[187],"(10%,":[188],"on":[189],"average),":[190],"slight":[193],"overhead":[194],"energy":[197],"(0.7%)":[198],"4-core":[201],"CMP":[202],"model":[203],"running":[204],"memory-intensive":[205],"benchmarks.":[206]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}