{"id":"https://openalex.org/W4231474137","doi":"https://doi.org/10.1109/isca.2014.6853227","title":"Real-world design and evaluation of compiler-managed GPU redundant multithreading","display_name":"Real-world design and evaluation of compiler-managed GPU redundant multithreading","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W4231474137","doi":"https://doi.org/10.1109/isca.2014.6853227"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2014.6853227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090783302","display_name":"Jack Wadden","orcid":"https://orcid.org/0000-0002-3055-3656"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jack Wadden","raw_affiliation_strings":["University of Virginia, Charlottesville, Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064499118","display_name":"Alexander Lyashevsky","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Lyashevsky","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078748445","display_name":"Sudhanva Gurumurthi","orcid":"https://orcid.org/0000-0002-1740-7304"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhanva Gurumurthi","raw_affiliation_strings":["Advanced Micro Devices Inc, Santa Clara, CA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices Inc, Santa Clara, CA, US","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061044305","display_name":"Vilas Sridharan","orcid":"https://orcid.org/0000-0002-2944-2799"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vilas Sridharan","raw_affiliation_strings":["RAS Architecture, Advanced Micro Devices, Inc., Boxborough, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RAS Architecture, Advanced Micro Devices, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["University of Virginia, Charlottesville, Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.0964,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.94211917,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8731985092163086},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7584761381149292},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7202082276344299},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6413304209709167},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6006624102592468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5636826753616333},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.5221312642097473},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.492887020111084},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48047202825546265},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4661983549594879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4227980971336365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37633031606674194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30029693245887756},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.14303702116012573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8731985092163086},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7584761381149292},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7202082276344299},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6413304209709167},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6006624102592468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5636826753616333},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.5221312642097473},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.492887020111084},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48047202825546265},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4661983549594879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4227980971336365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37633031606674194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30029693245887756},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.14303702116012573},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2014.6853227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W160422864","https://openalex.org/W1772618440","https://openalex.org/W1996320382","https://openalex.org/W2017521824","https://openalex.org/W2043051266","https://openalex.org/W2047060659","https://openalex.org/W2095841921","https://openalex.org/W2106549758","https://openalex.org/W2118338314","https://openalex.org/W2123475473","https://openalex.org/W2128969704","https://openalex.org/W2130189691","https://openalex.org/W2131175011","https://openalex.org/W2144620757","https://openalex.org/W2146351362","https://openalex.org/W2148313391","https://openalex.org/W2162546540","https://openalex.org/W2169213530","https://openalex.org/W4230988763","https://openalex.org/W4240029073","https://openalex.org/W4241177679","https://openalex.org/W4243863555","https://openalex.org/W4253094798","https://openalex.org/W4256364678"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2153202644","https://openalex.org/W2010970156","https://openalex.org/W2380961080","https://openalex.org/W4235861380","https://openalex.org/W2106625514","https://openalex.org/W2133675875","https://openalex.org/W2726029565","https://openalex.org/W1867214769"],"abstract_inverted_index":{"Reliability":[0],"for":[1,145,172],"general":[2,142],"purpose":[3],"processing":[4],"on":[5,64],"the":[6,15,39,106,124,167],"GPU":[7,65],"(GPGPU)":[8],"is":[9,24,33,143],"becoming":[10],"a":[11,55,70,101,175],"weak":[12],"link":[13],"in":[14,105,141],"construction":[16],"of":[17,41,60,90,95,103,127,169,178],"reliable":[18],"supercomputer":[19],"systems.":[20],"Because":[21],"hardware":[22],"protection":[23],"expensive":[25],"to":[26,100,156,159],"develop,":[27],"requires":[28],"dedicated":[29],"on-chip":[30],"resources,":[31],"and":[32,58,87,133],"not":[34],"portable":[35],"across":[36,148],"different":[37],"architectures,":[38],"efficiency":[40],"software":[42,62,115],"solutions":[43],"such":[44],"as":[45],"redundant":[46,128,131],"multithreading":[47],"(RMT)":[48],"must":[49],"be":[50],"explored.":[51],"This":[52],"paper":[53],"presents":[54],"real-world":[56],"design":[57],"evaluation":[59],"automatic":[61],"RMT":[63,92,116,158,173],"hardware.":[66],"We":[67,82,121],"first":[68],"describe":[69],"compiler":[71],"pass":[72],"that":[73,113,137],"automatically":[74],"converts":[75],"GPGPU":[76],"kernels":[77],"into":[78],"redundantly":[79],"threaded":[80],"versions.":[81],"then":[83],"perform":[84,160],"detailed":[85],"power":[86],"performance":[88],"evaluations":[89],"three":[91],"algorithms,":[93],"each":[94],"which":[96],"provides":[97],"fault":[98],"coverage":[99],"set":[102],"structures":[104],"GPU.":[107],"Using":[108],"real":[109],"hardware,":[110],"we":[111,165],"show":[112],"compiler-managed":[114],"has":[117],"highly":[118],"variable":[119],"costs.":[120],"further":[122],"analyze":[123],"individual":[125],"costs":[126],"work":[129],"scheduling,":[130],"computation,":[132],"inter-thread":[134],"communication,":[135],"showing":[136],"no":[138],"single":[139],"component":[140],"responsible":[144],"high":[146],"overheads":[147],"all":[149],"applications;":[150],"instead,":[151],"certain":[152],"workload":[153],"properties":[154],"tend":[155],"cause":[157],"well":[161],"or":[162],"poorly.":[163],"Finally,":[164],"demonstrate":[166],"benefit":[168],"architectural":[170],"support":[171],"with":[174],"specific":[176],"example":[177],"fast,":[179],"register-level":[180],"thread":[181],"communication.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}