{"id":"https://openalex.org/W4247470640","doi":"https://doi.org/10.1109/isca.2014.6853220","title":"Increasing off-chip bandwidth in multi-core processors with switchable pins","display_name":"Increasing off-chip bandwidth in multi-core processors with switchable pins","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W4247470640","doi":"https://doi.org/10.1109/isca.2014.6853220"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2014.6853220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103180705","display_name":"Shaoming Chen","orcid":"https://orcid.org/0009-0001-2420-7722"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaoming Chen","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011543233","display_name":"Yue Hu","orcid":"https://orcid.org/0000-0001-7247-860X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yue Hu","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100386112","display_name":"Ying Zhang","orcid":"https://orcid.org/0000-0002-2960-425X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Zhang","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017071421","display_name":"Peng Lu","orcid":"https://orcid.org/0000-0001-5611-4902"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lu Peng","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071201927","display_name":"Jesse Ardonne","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jesse Ardonne","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023542357","display_name":"Samuel Irving","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Irving","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101810717","display_name":"Ashok Srivastava","orcid":"https://orcid.org/0000-0002-0357-2130"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashok Srivastava","raw_affiliation_strings":["Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electrical & Computer Engineering, School of Electrical Engineering and Computer Science, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8359,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.9107493,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"385","last_page":"396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7626529932022095},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7509844303131104},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.6808910369873047},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6392356157302856},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.6228362321853638},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6040367484092712},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5794619917869568},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5729946494102478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5075051188468933},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41583192348480225},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37072429060935974},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3080217242240906},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17077726125717163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13670212030410767}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7626529932022095},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7509844303131104},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.6808910369873047},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6392356157302856},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6228362321853638},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6040367484092712},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5794619917869568},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5729946494102478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5075051188468933},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41583192348480225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37072429060935974},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3080217242240906},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17077726125717163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13670212030410767},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2014.6853220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2014.6853220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1636189610","https://openalex.org/W1963998358","https://openalex.org/W1967869476","https://openalex.org/W1979979548","https://openalex.org/W2003312212","https://openalex.org/W2118703320","https://openalex.org/W2129513794","https://openalex.org/W2132269953","https://openalex.org/W2138661001","https://openalex.org/W2144034023","https://openalex.org/W2145901239","https://openalex.org/W2147657366","https://openalex.org/W2151917022","https://openalex.org/W2166686159","https://openalex.org/W3140772298","https://openalex.org/W3144376511","https://openalex.org/W3147501999","https://openalex.org/W4236382111","https://openalex.org/W4238816702","https://openalex.org/W4301349926","https://openalex.org/W6682178615","https://openalex.org/W6793692152"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2031026393","https://openalex.org/W2063611263"],"abstract_inverted_index":{"Off-chip":[0],"memory":[1,59,130],"bandwidth":[2,112,139],"has":[3],"been":[4],"considered":[5],"as":[6],"one":[7],"of":[8,28,38,71],"the":[9,47,66,69,111,122,129,141,147],"major":[10],"limiting":[11],"factors":[12],"to":[13,31,65,77,89,109,119,136],"processor":[14,22,41,48,72],"performance,":[15],"especially":[16],"for":[17,40,75,125,140],"multi-cores":[18],"and":[19,133],"many-cores.":[20],"Conventional":[21],"design":[23],"allocates":[24],"a":[25,35,104],"large":[26],"portion":[27],"off-chip":[29,81],"pins":[30,39,124],"deliver":[32],"power,":[33],"leaving":[34],"small":[36],"number":[37],"signal":[42],"communication.":[43],"We":[44],"observed":[45],"that":[46,54,68],"requires":[49],"much":[50],"less":[51],"power":[52,91,126],"than":[53],"can":[55,83],"be":[56,78,84],"supplied":[57],"during":[58],"intensive":[60,131],"stages.":[61],"This":[62],"is":[63,117],"due":[64],"fact":[67],"frequencies":[70],"cores":[73],"waiting":[74],"data":[76],"fetched":[79],"from":[80],"memories":[82],"scaled":[85],"down":[86],"in":[87,128],"order":[88],"save":[90],"without":[92],"degrading":[93],"performance.":[94,148],"In":[95],"this":[96,100],"work,":[97],"motivated":[98],"by":[99],"observation,":[101],"we":[102],"propose":[103],"dynamic":[105],"pin":[106],"switch":[107],"technique":[108,116],"alleviate":[110],"limitation":[113],"issue.":[114],"The":[115],"introduced":[118],"dynamically":[120],"exploit":[121],"surplus":[123],"delivery":[127],"phases":[132],"uses":[134],"them":[135],"provide":[137],"extra":[138],"program":[142],"executions,":[143],"thus":[144],"significantly":[145],"boosting":[146]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}