{"id":"https://openalex.org/W3152304157","doi":"https://doi.org/10.1109/isca.2012.6237034","title":"Buffer-on-board memory systems","display_name":"Buffer-on-board memory systems","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W3152304157","doi":"https://doi.org/10.1109/isca.2012.6237034","mag":"3152304157"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2012.6237034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2012.6237034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110759560","display_name":"Elliott Cooper-Balis","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Elliott Cooper-Balis","raw_affiliation_strings":["University of Maryland, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089448870","display_name":"Paul Rosenfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Rosenfeld","raw_affiliation_strings":["University of Maryland, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110759560"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":3.5132,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.93143994,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"392","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7715017199516296},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6633177995681763},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.622793436050415},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5072898268699646},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.49007999897003174},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.45757222175598145},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4426004886627197},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41860756278038025},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3341383934020996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33362680673599243},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.260463684797287}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715017199516296},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6633177995681763},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.622793436050415},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5072898268699646},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.49007999897003174},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.45757222175598145},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4426004886627197},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41860756278038025},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3341383934020996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33362680673599243},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.260463684797287},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2012.6237034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2012.6237034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1522250664","https://openalex.org/W1892804072","https://openalex.org/W1970289407","https://openalex.org/W2003312212","https://openalex.org/W2017156338","https://openalex.org/W2101022290","https://openalex.org/W2113167168","https://openalex.org/W2126569725","https://openalex.org/W2162639668","https://openalex.org/W4243824582","https://openalex.org/W6631155369","https://openalex.org/W6639314256"],"related_works":["https://openalex.org/W2138847","https://openalex.org/W3091560401","https://openalex.org/W4205208341","https://openalex.org/W1609765068","https://openalex.org/W2770431327","https://openalex.org/W4281569059","https://openalex.org/W2612798083","https://openalex.org/W1975698617","https://openalex.org/W4385831250","https://openalex.org/W2546116848"],"abstract_inverted_index":{"The":[0,57],"design":[1,92,129],"and":[2,14,22,33,45,54,72,116,144,149,226],"implementation":[3,156],"of":[4,120,127,137,196],"the":[5,31,43,49,69,77,87,95,118,138,194],"commodity":[6],"memory":[7,70,123,183],"architecture":[8],"has":[9,38],"resulted":[10],"in":[11,66,103,201],"significant":[12],"performance":[13,214],"capacity":[15],"limitations.":[16],"To":[17],"circumvent":[18],"these":[19,166,211],"limitations,":[20],"designers":[21],"vendors":[23,89],"have":[24,93],"begun":[25],"to":[26,41,46,68,76,113,133,163,169,178],"place":[27],"intermediate":[28],"logic":[29,37,62],"between":[30],"CPU":[32,50],"DRAM.":[34],"This":[35,141],"additional":[36],"two":[39],"functions:":[40],"control":[42],"DRAM":[44,143],"communicate":[47],"with":[48,186,193],"over":[51],"a":[52,64],"fast":[53],"narrow":[55],"bus.":[56],"benefit":[58],"provided":[59],"by":[60],"this":[61,91,121,128,182],"is":[63,111,131],"reduction":[65],"pin-out":[67],"system":[71,174,184,189],"increased":[73],"signal":[74],"integrity":[75],"DRAM,":[78],"allowing":[79],"faster":[80],"clock":[81],"rates":[82],"while":[83,218],"maintaining":[84],"capacity.":[85],"While":[86],"few":[88],"utilizing":[90],"used":[94,132],"same":[96],"general":[97],"approach,":[98],"their":[99,104],"implementations":[100],"vary":[101],"greatly":[102],"non-trivial":[105],"details.":[106],"A":[107,125],"hardware-verified":[108],"simulation":[109],"suite":[110],"developed":[112],"accurately":[114],"model":[115],"evaluate":[117],"behavior":[119],"buffer-on-board":[122],"system.":[124],"study":[126],"space":[130],"determine":[134],"optimal":[135,213],"use":[136],"resources":[139],"involved.":[140],"includes":[142],"bus":[145],"organization,":[146],"queue":[147],"storage,":[148],"mapping":[150],"schemes.":[151],"Various":[152],"constraints":[153,222],"based":[154],"on":[155,160],"costs":[157],"are":[158,176],"placed":[159],"simulated":[161],"configurations":[162],"confirm":[164],"that":[165],"optimizations":[167],"apply":[168],"viable":[170],"systems.":[171],"Finally,":[172],"full":[173],"simulations":[175],"performed":[177],"better":[179],"understand":[180],"how":[181],"interacts":[185],"an":[187,191],"operating":[188],"executing":[190],"application":[192],"goal":[195],"uncovering":[197],"behaviors":[198],"not":[199],"present":[200],"simple":[202],"limit":[203],"case":[204],"simulations.":[205],"When":[206],"applying":[207],"insights":[208],"gleaned":[209],"from":[210],"simulations,":[212],"can":[215],"be":[216],"achieved":[217],"still":[219],"considering":[220],"outside":[221],"(i.e.,":[223],"pin-out,":[224],"power,":[225],"fabrication":[227],"costs).":[228]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}