{"id":"https://openalex.org/W3139707965","doi":"https://doi.org/10.1109/isca.2006.40","title":"The BlackWidow High-Radix Clos Network","display_name":"The BlackWidow High-Radix Clos Network","publication_year":2006,"publication_date":"2006-07-21","ids":{"openalex":"https://openalex.org/W3139707965","doi":"https://doi.org/10.1109/isca.2006.40","mag":"3139707965"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2006.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2006.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"33rd International Symposium on Computer Architecture (ISCA'06)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046213835","display_name":"Steven L. Scott","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. Scott","raw_affiliation_strings":["Cray Research, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray Research, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015385537","display_name":"Dennis Abts","orcid":"https://orcid.org/0009-0007-7108-9013"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Abts","raw_affiliation_strings":["Cray Research, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray Research, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100698124","display_name":"John Kim","orcid":"https://orcid.org/0000-0003-3958-3891"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Kim","raw_affiliation_strings":["Cray Research, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray Research, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111627604","display_name":"W.J. Dally","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Dally","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046213835"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.1997,"has_fulltext":false,"cited_by_count":135,"citation_normalized_percentile":{"value":0.97733336,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8903170824050903},{"id":"https://openalex.org/keywords/one-armed-router","display_name":"One-armed router","score":0.7701799869537354},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7347465753555298},{"id":"https://openalex.org/keywords/clos-network","display_name":"Clos network","score":0.6773510575294495},{"id":"https://openalex.org/keywords/core-router","display_name":"Core router","score":0.670332670211792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6645071506500244},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4625643193721771},{"id":"https://openalex.org/keywords/link-state-packet","display_name":"Link state packet","score":0.44288522005081177},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4130710959434509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4023783504962921},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3511337637901306},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.31494390964508057},{"id":"https://openalex.org/keywords/processing-delay","display_name":"Processing delay","score":0.08622819185256958}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8903170824050903},{"id":"https://openalex.org/C152174988","wikidata":"https://www.wikidata.org/wiki/Q7092301","display_name":"One-armed router","level":3,"score":0.7701799869537354},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7347465753555298},{"id":"https://openalex.org/C119700423","wikidata":"https://www.wikidata.org/wiki/Q4418086","display_name":"Clos network","level":2,"score":0.6773510575294495},{"id":"https://openalex.org/C86726114","wikidata":"https://www.wikidata.org/wiki/Q5170211","display_name":"Core router","level":3,"score":0.670332670211792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6645071506500244},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4625643193721771},{"id":"https://openalex.org/C141947644","wikidata":"https://www.wikidata.org/wiki/Q3888408","display_name":"Link state packet","level":5,"score":0.44288522005081177},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4130710959434509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4023783504962921},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3511337637901306},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.31494390964508057},{"id":"https://openalex.org/C21434264","wikidata":"https://www.wikidata.org/wiki/Q7247320","display_name":"Processing delay","level":4,"score":0.08622819185256958},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2006.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2006.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"33rd International Symposium on Computer Architecture (ISCA'06)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W42081320","https://openalex.org/W1501077214","https://openalex.org/W1601528658","https://openalex.org/W1965476003","https://openalex.org/W2042876290","https://openalex.org/W2065742943","https://openalex.org/W2096313289","https://openalex.org/W2104674486","https://openalex.org/W2121523570","https://openalex.org/W2130183852","https://openalex.org/W2132490082","https://openalex.org/W2142822378","https://openalex.org/W2154323564","https://openalex.org/W2165021839","https://openalex.org/W4231436395","https://openalex.org/W6601697621"],"related_works":["https://openalex.org/W2103064902","https://openalex.org/W2099538316","https://openalex.org/W3109009326","https://openalex.org/W2538733184","https://openalex.org/W2967045922","https://openalex.org/W2489870266","https://openalex.org/W2783823572","https://openalex.org/W3139707965","https://openalex.org/W2037583906","https://openalex.org/W3146476498"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,8,16,32,56,137,142],"radix-64":[4],"folded-Clos":[5],"network":[6,18],"of":[7,28,55,87,92,127,141],"Cray":[9],"BlackWidow":[10,17,70],"scalable":[11],"vector":[12],"multiprocessor.":[13],"We":[14],"describe":[15],"which":[19,129],"scales":[20],"to":[21,52,173],"32K":[22],"processors":[23],"with":[24,45,77,108],"a":[25,42,145,162],"worstcase":[26],"diameter":[27],"seven":[29],"hops,":[30],"and":[31,37,60,104,113,151,169],"underlying":[33],"high-radix":[34,43],"router":[35,44,71,101,118,146,154,157],"microarchitecture":[36],"its":[38,148],"implementation.":[39],"By":[40],"using":[41],"many":[46],"narrow":[47],"channels":[48],"we":[49],"are":[50],"able":[51],"take":[53],"advantage":[54],"higher":[57],"pin":[58],"density":[59],"faster":[61],"signaling":[62],"rates":[63],"available":[64],"in":[65,97,136,161,175],"modern":[66],"ASIC":[67,76,158,167],"technology.":[68],"The":[69,100,117,156],"is":[72,119,159],"an":[73,83,124,152],"800":[74],"MHz":[75],"64":[78],"18.75Gb/s":[79],"bidirectional":[80],"ports":[81],"for":[82,111],"aggregate":[84],"offchip":[85],"bandwidth":[86],"2.4Tb/s.":[88],"Each":[89,139],"port":[90],"consists":[91],"three":[93],"6.25Gb/s":[94],"differential":[95],"signals":[96],"each":[98],"direction.":[99],"supports":[102],"deterministic":[103],"adaptive":[105],"packet":[106],"routing":[107],"separate":[109],"buffering":[110],"request":[112],"reply":[114],"virtual":[115],"channels.":[116],"organized":[120],"hierarchically":[121],"[13]":[122],"as":[123],"8\u00d78":[125,153],"array":[126,143],"tiles":[128],"simplifies":[130],"arbitration":[131],"by":[132],"avoiding":[133],"long":[134],"wires":[135],"arbiters.":[138],"tile":[140],"contains":[144],"port,":[147],"associated":[149],"buffering,":[150],"subswitch.":[155],"implemented":[160],"90nm":[163],"CMOS":[164],"standard":[165],"cell":[166],"technology":[168],"went":[170],"from":[171],"concept":[172],"tapeout":[174],"17":[176],"months.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":19}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}