{"id":"https://openalex.org/W4246736287","doi":"https://doi.org/10.1109/isca.2004.1310788","title":"Extended split-issue: enabling flexibility in the hardware implementation of NUAL VLIW DSPs","display_name":"Extended split-issue: enabling flexibility in the hardware implementation of NUAL VLIW DSPs","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W4246736287","doi":"https://doi.org/10.1109/isca.2004.1310788"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2004.1310788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://drum.lib.umd.edu/bitstreams/c2948662-32b6-462f-a9de-0e9bd640cc65/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047122737","display_name":"Bharath Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Iyer","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063354522","display_name":"Sadagopan Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Srinivasan","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Jacob","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.206,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.47407078,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"364","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9283785820007324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8929846286773682},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6463673114776611},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5820122361183167},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5708566308021545},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4950024485588074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43102699518203735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40008699893951416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3476022183895111},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15446773171424866},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.14222359657287598}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9283785820007324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8929846286773682},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6463673114776611},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5820122361183167},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5708566308021545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4950024485588074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43102699518203735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40008699893951416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3476022183895111},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15446773171424866},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.14222359657287598}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isca.2004.1310788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:drum.lib.umd.edu:1903/7462","is_oa":true,"landing_page_url":"http://hdl.handle.net/1903/7462","pdf_url":"https://drum.lib.umd.edu/bitstreams/c2948662-32b6-462f-a9de-0e9bd640cc65/download","source":{"id":"https://openalex.org/S4306401518","display_name":"University Libraries (University of Maryland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66946132","host_organization_name":"University of Maryland, College Park","host_organization_lineage":["https://openalex.org/I66946132"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Presentation"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.165.2016","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.165.2016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ma.hw.ac.uk/~angus/papers/ascertainment_astin.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:drum.lib.umd.edu:1903/7462","is_oa":true,"landing_page_url":"http://hdl.handle.net/1903/7462","pdf_url":"https://drum.lib.umd.edu/bitstreams/c2948662-32b6-462f-a9de-0e9bd640cc65/download","source":{"id":"https://openalex.org/S4306401518","display_name":"University Libraries (University of Maryland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66946132","host_organization_name":"University of Maryland, College Park","host_organization_lineage":["https://openalex.org/I66946132"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Presentation"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4246736287.pdf","grobid_xml":"https://content.openalex.org/works/W4246736287.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W90084074","https://openalex.org/W583394863","https://openalex.org/W1686420892","https://openalex.org/W1808771236","https://openalex.org/W1987215594","https://openalex.org/W2038208251","https://openalex.org/W2087256755","https://openalex.org/W2095587895","https://openalex.org/W2118532220","https://openalex.org/W2135658747","https://openalex.org/W2170465853","https://openalex.org/W3142147837","https://openalex.org/W3147518362","https://openalex.org/W4249006057","https://openalex.org/W4251803368","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W2114750404","https://openalex.org/W2163046274","https://openalex.org/W1972260469","https://openalex.org/W2148099609","https://openalex.org/W3187804951","https://openalex.org/W1534779213","https://openalex.org/W2556885209","https://openalex.org/W2562747857","https://openalex.org/W4246736287"],"abstract_inverted_index":{"VLIW":[0,21,87,108,178],"architecture":[1,24],"based":[2],"DSPs":[3],"have":[4],"become":[5],"widespread":[6],"due":[7],"to":[8,126,141,168],"the":[9,20,59,80,91,98,102,106,111,121,127,177],"combined":[10],"benefits":[11],"of":[12,42,51,62,84,100,105,123,150,172],"simple":[13],"hardware":[14,27,55,103,151],"and":[15,25,135,165],"compiler-extracted":[16],"instruction-level":[17],"parallelism.":[18],"However,":[19],"instruction":[22,81,112],"set":[23,113],"its":[26],"implementation":[28,104],"are":[29],"tightly":[30],"coupled,":[31],"especially":[32],"so":[33],"for":[34,147],"Non-Unit":[35],"Assumed":[36],"Latency":[37],"(NUAL)":[38],"VLIWs.":[39],"The":[40,157],"problem":[41],"object":[43],"code":[44],"compatibility":[45],"across":[46],"processors":[47],"having":[48],"different":[49],"numbers":[50],"functional":[52],"units":[53],"or":[54],"latencies":[56],"has":[57],"been":[58],"Achilles'":[60],"heel":[61],"this":[63,68],"otherwise":[64],"powerful":[65],"architecture.":[66,114],"In":[67],"paper,":[69],"we":[70,116],"propose":[71],"eXtended":[72],"Split-Issue":[73],"(XSI),":[74],"a":[75,96,133,148,170],"novel":[76],"mechanism":[77],"that":[78,143],"breaks":[79],"packet":[82],"syntax":[83],"an":[85,130],"NUAL":[86,107],"compiler":[88],"without":[89,153],"violating":[90],"dataflow":[92],"dependences.":[93],"XSI":[94],"provides":[95],"designer":[97],"freedom":[99],"disassociating":[101],"processor":[109],"from":[110],"Further,":[115],"investigate":[117],"fairly":[118],"radical":[119],"(in":[120],"context":[122],"VLIW)":[124],"changes":[125],"hardware-like":[128],"removing":[129],"adder,":[131],"adding":[132],"multiplier,":[134],"incorporating":[136],"simultaneous":[137],"multithreading":[138],"(SMT)":[139],"-":[140],"show":[142],"our":[144],"technique":[145,158],"works":[146],"variety":[149],"configurations":[152],"compromising":[154],"on":[155],"performance.":[156],"can":[159],"be":[160],"used":[161],"in":[162,176],"both":[163],"single-threaded":[164],"multi-threaded":[166],"architectures":[167],"achieve":[169],"level":[171],"flexibility":[173],"heretofore":[174],"unavailable":[175],"arena.":[179]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}