{"id":"https://openalex.org/W4250303214","doi":"https://doi.org/10.1109/isca.2004.1310780","title":"Techniques to reduce the soft error rate of a high-performance microprocessor","display_name":"Techniques to reduce the soft error rate of a high-performance microprocessor","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W4250303214","doi":"https://doi.org/10.1109/isca.2004.1310780"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2004.1310780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111955421","display_name":"Christopher Weaver","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Weaver","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corporation, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Emer","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087813577","display_name":"S. Mukherjee","orcid":"https://orcid.org/0000-0002-2750-5071"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.S. Mukherjee","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108353805","display_name":"S.K. Reinhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Reinhardt","raw_affiliation_strings":["EECS Department, Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.1032,"has_fulltext":false,"cited_by_count":105,"citation_normalized_percentile":{"value":0.96618543,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"264","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7614272832870483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7592068910598755},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6351187825202942},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5504372119903564},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.48864680528640747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47099918127059937},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.470730185508728},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.466193825006485},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.45283767580986023},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4418202340602875},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.42410311102867126},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4152190685272217},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4143042266368866},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3549170196056366},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34971511363983154},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.26352816820144653},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.23694223165512085},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1598251461982727},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.14902234077453613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10762977600097656},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10451996326446533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09833180904388428}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7614272832870483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7592068910598755},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6351187825202942},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5504372119903564},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.48864680528640747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47099918127059937},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.470730185508728},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.466193825006485},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.45283767580986023},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4418202340602875},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.42410311102867126},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4152190685272217},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4143042266368866},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3549170196056366},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34971511363983154},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26352816820144653},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.23694223165512085},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1598251461982727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14902234077453613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10762977600097656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10451996326446533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09833180904388428},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2004.1310780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1864485850","https://openalex.org/W1919907059","https://openalex.org/W1967835393","https://openalex.org/W1976431848","https://openalex.org/W2097117297","https://openalex.org/W2102863623","https://openalex.org/W2107916517","https://openalex.org/W2116015411","https://openalex.org/W2125424217","https://openalex.org/W2127745296","https://openalex.org/W2129655902","https://openalex.org/W2130653499","https://openalex.org/W2145064068","https://openalex.org/W2151345654","https://openalex.org/W2153456949","https://openalex.org/W2169213530","https://openalex.org/W4230988763","https://openalex.org/W4231340621","https://openalex.org/W4234365927","https://openalex.org/W4235861380","https://openalex.org/W4236596136","https://openalex.org/W4240029073","https://openalex.org/W4245456531","https://openalex.org/W4248445118","https://openalex.org/W4249144718","https://openalex.org/W4250893082","https://openalex.org/W6678441313","https://openalex.org/W6679578085","https://openalex.org/W6681769031","https://openalex.org/W6682541409","https://openalex.org/W6684527443","https://openalex.org/W6697147185"],"related_works":["https://openalex.org/W2044069930","https://openalex.org/W2078707653","https://openalex.org/W3196277062","https://openalex.org/W4224229821","https://openalex.org/W2079643259","https://openalex.org/W2782341877","https://openalex.org/W2593605297","https://openalex.org/W2969553121","https://openalex.org/W1553526993","https://openalex.org/W2408771053"],"abstract_inverted_index":{"Transient":[0],"faults":[1],"due":[2],"to":[3,13,42,65,73,104,128,210],"neutron":[4],"and":[5,69,134,214],"alpha":[6],"particle":[7],"strikes":[8],"pose":[9],"a":[10,35,44,74,120,151,165,169,175,205],"significant":[11],"obstacle":[12],"increasing":[14,56],"processor":[15,48],"transistor":[16],"counts":[17],"in":[18,86],"future":[19],"technologies.":[20],"Although":[21],"fault":[22,100,152,170],"rates":[23,50,68],"of":[24,150,164,174],"individual":[25],"transistors":[26,33],"may":[27],"not":[28,114,158,180],"rise":[29],"significantly,":[30],"incorporating":[31],"more":[32,40],"into":[34],"device":[36,39],"makes":[37],"that":[38,235],"likely":[41,103],"encounter":[43],"fault.":[45],"Hence,":[46],"maintaining":[47],"error":[49,67,107,207,229],"at":[51],"acceptable":[52],"levels":[53],"will":[54],"require":[55],"design":[57],"effort.":[58],"This":[59],"paper":[60],"proposes":[61],"two":[62],"simple":[63],"approaches":[64],"reduce":[66],"evaluates":[70],"their":[71],"application":[72],"microprocessor":[75],"instruction":[76,178],"queue.":[77],"The":[78,140],"first":[79],"technique":[80,142],"reduces":[81],"the":[82,109,130,148,161,172,182,192,236,243],"time":[83],"instructions":[84,93,213],"sit":[85],"vulnerable":[87],"storage":[88],"structures":[89],"by":[90,137,191],"selectively":[91],"squashing":[92],"when":[94],"long":[95],"delays":[96],"are":[97],"encountered.":[98],"A":[99],"is":[101],"less":[102],"cause":[105],"an":[106,195,223,228],"if":[108,231],"structure":[110],"it":[111],"affects":[112],"does":[113],"contain":[115],"valid":[116],"instructions.":[117],"We":[118],"introduce":[119],"new":[121],"metric,":[122],"MITF":[123],"(Mean":[124],"Instructions":[125],"To":[126,197],"Failure),":[127],"capture":[129],"trade-off":[131],"between":[132],"performance":[133],"reliability":[135],"introduced":[136],"this":[138],"approach.":[139],"second":[141],"addresses":[143],"false":[144,201],"detected":[145],"errors.":[146],"In":[147],"absence":[149],"detection":[153,208],"mechanism,":[154],"such":[155,200],"errors":[156],"would":[157,179],"have":[159,241],"affected":[160,212,242],"final":[162,183],"outcome":[163],"program.":[166],"For":[167],"example,":[168],"affecting":[171],"result":[173],"dynamically":[176],"dead":[177],"change":[181],"program":[184],"output,":[185],"but":[186],"could":[187,240],"still":[188],"be":[189],"flagged":[190],"hardware":[193],"as":[194,216],"error.":[196,224],"avoid":[198],"signalling":[199],"errors,":[202],"we":[203,226,232],"modify":[204],"pipeline's":[206],"logic":[209],"mark":[211],"data":[215],"possibly":[217,237],"incorrect":[218,238],"rather":[219],"than":[220],"immediately":[221],"signaling":[222],"Then,":[225],"signal":[227],"only":[230],"determine":[233],"later":[234],"value":[239],"program's":[244],"output.":[245]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}