{"id":"https://openalex.org/W4230598712","doi":"https://doi.org/10.1109/isca.2004.1310771","title":"Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processor","display_name":"Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processor","publication_year":2004,"publication_date":"2004-11-13","ids":{"openalex":"https://openalex.org/W4230598712","doi":"https://doi.org/10.1109/isca.2004.1310771"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2004.1310771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080546454","display_name":"John Oliver","orcid":"https://orcid.org/0000-0003-2877-6751"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Oliver","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053907704","display_name":"R. Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rao","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022343443","display_name":"P. Sultana","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Sultana","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043229300","display_name":"Jedidiah R. Crandall","orcid":"https://orcid.org/0000-0001-7864-2992"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Crandall","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070896880","display_name":"E. Czernikowski","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Czernikowski","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084074985","display_name":"L.W. Jones","orcid":null},"institutions":[{"id":"https://openalex.org/I149919469","display_name":"California Polytechnic State University","ror":"https://ror.org/001gpfp45","country_code":"US","type":"education","lineage":["https://openalex.org/I149919469"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.W. Jones","raw_affiliation_strings":["California Polytechnic State University, San Louis Obispo, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Polytechnic State University, San Louis Obispo, USA","institution_ids":["https://openalex.org/I149919469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089695804","display_name":"D. Franklin","orcid":null},"institutions":[{"id":"https://openalex.org/I149919469","display_name":"California Polytechnic State University","ror":"https://ror.org/001gpfp45","country_code":"US","type":"education","lineage":["https://openalex.org/I149919469"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Franklin","raw_affiliation_strings":["California Polytechnic State University, San Louis Obispo, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Polytechnic State University, San Louis Obispo, USA","institution_ids":["https://openalex.org/I149919469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075177981","display_name":"V. Akella","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Akella","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083979678","display_name":"Frederic T. Chong","orcid":"https://orcid.org/0000-0001-9282-4645"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.T. Chong","raw_affiliation_strings":["University of California, Davis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"150","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775154709815979},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5794979929924011},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5764525532722473},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4855877757072449},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.47183090448379517},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46771684288978577},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.44252923130989075},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4182499349117279},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4113752841949463},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3855178952217102},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3693186640739441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12323331832885742}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775154709815979},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5794979929924011},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5764525532722473},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4855877757072449},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.47183090448379517},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46771684288978577},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.44252923130989075},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4182499349117279},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4113752841949463},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3855178952217102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3693186640739441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12323331832885742},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/isca.2004.1310771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:digitalcommons.calpoly.edu:eeng_fac-1122","is_oa":false,"landing_page_url":"https://digitalcommons.calpoly.edu/eeng_fac/122","pdf_url":null,"source":{"id":"https://openalex.org/S4377196328","display_name":"DigitalCommons - CalPoly (California State Polytechnic University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98947143","host_organization_name":"California State Polytechnic University","host_organization_lineage":["https://openalex.org/I98947143"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical Engineering","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1008.7422","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1008.7422","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://digitalcommons.calpoly.edu/cgi/viewcontent.cgi?article%3D1122%26context%3Deeng_fac","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.111.6176","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.111.6176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cs.ucsb.edu/~chong/papers/isca2004.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.120.2188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.120.2188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.pitt.edu/~melhem/courses/3410p/papers_p/pa_tiles.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306106","display_name":"U.S. Department of Education","ror":"https://ror.org/021adze67"},{"id":"https://openalex.org/F4320332564","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1499156209","https://openalex.org/W1589449505","https://openalex.org/W1595885266","https://openalex.org/W1930732956","https://openalex.org/W1968369564","https://openalex.org/W2015228774","https://openalex.org/W2057262982","https://openalex.org/W2063306466","https://openalex.org/W2108730429","https://openalex.org/W2120431055","https://openalex.org/W2123401890","https://openalex.org/W2127764549","https://openalex.org/W2131308327","https://openalex.org/W2134057254","https://openalex.org/W2136271168","https://openalex.org/W2136537144","https://openalex.org/W2162203206","https://openalex.org/W2164084134","https://openalex.org/W2168141077","https://openalex.org/W2171825402","https://openalex.org/W2172212694","https://openalex.org/W2188934614","https://openalex.org/W2318728119","https://openalex.org/W3040777582","https://openalex.org/W4236485791","https://openalex.org/W4242861182","https://openalex.org/W4243811161","https://openalex.org/W4245348408","https://openalex.org/W6629799285","https://openalex.org/W6649062398","https://openalex.org/W6654098328","https://openalex.org/W6677982515","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2443567922","https://openalex.org/W1976634368","https://openalex.org/W2158554422","https://openalex.org/W782195220","https://openalex.org/W2141691012","https://openalex.org/W2070191702","https://openalex.org/W2078224011","https://openalex.org/W1991794334","https://openalex.org/W2587244181","https://openalex.org/W2405415613"],"abstract_inverted_index":{"We":[0,25,79,106],"present":[1],"Synchroscalar,":[2],"a":[3,81],"tile-based":[4],"architecture":[5],"for":[6],"embedded":[7],"processing":[8,104],"that":[9,108,123],"is":[10,187],"designed":[11],"to":[12,54,64,121,162],"provide":[13,80],"the":[14,20,109,145],"flexibility":[15],"of":[16,23,46,84,94,111,166,182],"DSPs":[17],"while":[18,36,59,175],"approaching":[19],"power":[21,56,177,203],"efficiency":[22],"ASICs.":[24],"achieve":[26],"this":[27],"goal":[28,110],"by":[29,72],"providing":[30],"high":[31,167],"parallelism":[32],"and":[33,39,90,99,101,138,154],"voltage":[34],"scaling":[35,197],"minimizing":[37],"control":[38,63],"communication":[40,76],"costs.":[41],"Specifically,":[42],"Synchroscalar":[43,85,172,199],"uses":[44],"columns":[45,60],"processor":[47,156],"tiles":[48],"organized":[49],"into":[50],"statically-assigned":[51],"frequency-voltage":[52,196],"domains":[53],"minimize":[55,65],"consumption.":[57],"Furthermore,":[58],"use":[61],"SIMD":[62],"overhead,":[66],"data-dependent":[67],"computations":[68],"can":[69],"be":[70],"supported":[71],"extremely":[73],"flexible":[74],"statically-scheduled":[75],"between":[77,201],"columns.":[78],"detailed":[82],"evaluation":[83],"including":[86],"SPICE":[87],"simulation,":[88,98],"wire":[89],"device":[91],"models,":[92],"synthesis":[93],"key":[95],"components,":[96],"cycle-level":[97],"compiler-":[100],"hand-optimized":[102],"signal":[103,169],"applications.":[105],"find":[107],"meeting,":[112],"not":[113],"exceeding,":[114],"performance":[115],"targets":[116],"with":[117],"data-parallel":[118],"applications":[119],"leads":[120],"designs":[122],"depart":[124],"significantly":[125],"from":[126,130],"our":[127,206],"intuitions":[128],"derived":[129],"general-purpose":[131],"microprocessor":[132],"design.":[133],"In":[134,194],"particular,":[135],"synchronous":[136],"design":[137],"substantial":[139],"global":[140,150],"interconnect":[141,151],"are":[142,160],"desirable":[143],"in":[144,198,205],"low-frequency,":[146],"low-power":[147],"domain.":[148],"This":[149],"supports":[152],"parallelization":[153],"reduces":[155],"idle":[157],"time,":[158],"which":[159,186],"critical":[161],"energy":[163],"efficient":[164],"implementations":[165],"bandwidth":[168],"processing.":[170],"Overall,":[171],"provides":[173,200],"programmability":[174],"achieving":[176],"efficiencies":[178],"within":[179],"8-30/spl":[180],"times/":[181,189],"known":[183],"ASIC":[184],"implementations,":[185],"10-60/spl":[188],"better":[190],"than":[191],"conventional":[192],"DSPs.":[193],"addition,":[195],"3-32%":[202],"savings":[204],"application":[207],"suite.":[208]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}