{"id":"https://openalex.org/W4255229080","doi":"https://doi.org/10.1109/isca.2004.1310763","title":"The vector-thread architecture","display_name":"The vector-thread architecture","publication_year":2004,"publication_date":"2004-11-13","ids":{"openalex":"https://openalex.org/W4255229080","doi":"https://doi.org/10.1109/isca.2004.1310763"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2004.1310763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004820034","display_name":"Ronny Krashinsky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Krashinsky","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Batten","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070476890","display_name":"Mark Hampton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Hampton","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011075804","display_name":"S. Gerding","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Gerding","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013815009","display_name":"Brian Pharris","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Pharris","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010396318","display_name":"Jared Casper","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Casper","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Asanovic","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, MIT, Cambridge, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9151,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.90791402,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"52","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8274283409118652},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7661440372467041},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6116665005683899},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5970596671104431},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5594644546508789},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5286567211151123},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5204101800918579},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4753957688808441},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4623604416847229},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.4375315308570862},{"id":"https://openalex.org/keywords/fetch","display_name":"Fetch","score":0.43724825978279114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36623793840408325},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23543354868888855},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16628766059875488}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8274283409118652},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7661440372467041},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6116665005683899},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5970596671104431},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5594644546508789},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5286567211151123},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5204101800918579},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4753957688808441},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4623604416847229},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.4375315308570862},{"id":"https://openalex.org/C131918245","wikidata":"https://www.wikidata.org/wiki/Q1409090","display_name":"Fetch","level":2,"score":0.43724825978279114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36623793840408325},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23543354868888855},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16628766059875488},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2004.1310763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W181736975","https://openalex.org/W1564901611","https://openalex.org/W2040721264","https://openalex.org/W2074488431","https://openalex.org/W2083868341","https://openalex.org/W2122060420","https://openalex.org/W2122116521","https://openalex.org/W2137329733","https://openalex.org/W2144481293","https://openalex.org/W2152687294","https://openalex.org/W2157373341","https://openalex.org/W2296006986","https://openalex.org/W4236485791","https://openalex.org/W4245348408","https://openalex.org/W4254893069","https://openalex.org/W6607391347","https://openalex.org/W6680226504","https://openalex.org/W6682248351","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2105895556","https://openalex.org/W2153202644","https://openalex.org/W4235861380","https://openalex.org/W2377593213","https://openalex.org/W2733115356","https://openalex.org/W2106625514","https://openalex.org/W1867214769"],"abstract_inverted_index":{"The":[0,12,29],"vector-thread":[1],"(VT)":[2],"architectural":[3],"paradigm":[4],"unifies":[5],"the":[6,16,41,59,95,107],"vector":[7,24,60],"and":[8,22,61,71,76,78,87,101,121,130],"multithreaded":[9],"compute":[10],"models.":[11],"VT":[13,67,80,96],"abstraction":[14],"provides":[15],"programmer":[17],"with":[18,128],"a":[19,23,66,79,115],"control":[20,30,53,63],"processor":[21,31],"of":[25,58,94,114,118],"virtual":[26],"processors":[27],"(VPs).":[28],"can":[32,46],"use":[33,47],"vector-fetch":[34],"commands":[35],"to":[36,39,49,69,84],"broadcast":[37],"instructions":[38],"all":[40],"VPs":[42],"or":[43],"each":[44],"VP":[45],"thread-fetches":[48],"direct":[50],"its":[51,124],"own":[52],"flow.":[54],"A":[55],"seamless":[56],"intermixing":[57],"threaded":[62],"mechanisms":[64],"allows":[65],"architecture":[68,97],"flexibly":[70],"compactly":[72],"encode":[73],"application":[74],"parallelism":[75],"locality,":[77],"machine":[81],"exploits":[82],"these":[83],"improve":[85],"performance":[86,125],"efficiency.":[88],"We":[89,105],"present":[90],"SCALE,":[91],"an":[92],"instantiation":[93],"designed":[98],"for":[99],"low-power":[100],"high-performance":[102],"embedded":[103,119],"systems.":[104],"evaluate":[106],"SCALE":[108],"prototype":[109],"design":[110],"using":[111],"detailed":[112],"simulation":[113],"broad":[116],"range":[117],"applications":[120],"show":[122],"that":[123],"is":[126],"competitive":[127],"larger":[129],"more":[131],"complex":[132],"processors.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}