{"id":"https://openalex.org/W4238103550","doi":"https://doi.org/10.1109/isca.2004.1310761","title":"Field-testing IMPACT EPIC research results in itanium 2","display_name":"Field-testing IMPACT EPIC research results in itanium 2","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W4238103550","doi":"https://doi.org/10.1109/isca.2004.1310761"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2004.1310761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034244689","display_name":"J.W. Sias","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.W. Sias","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039424566","display_name":"S. Ueng","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ueng","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024415047","display_name":"G.A. Kent","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.A. Kent","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079536576","display_name":"I.M. Steiner","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.M. Steiner","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009527693","display_name":"E.M. Nystrom","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.M. Nystrom","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050277801","display_name":"W.-m.W. Hwu","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.-m.W. Hwu","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"26","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8721543550491333},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8320087194442749},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.771116316318512},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.7453630566596985},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6943775415420532},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6171985864639282},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.5904926061630249},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5879093408584595},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5621234178543091},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5260539054870605},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.5166383385658264},{"id":"https://openalex.org/keywords/epic","display_name":"EPIC","score":0.4876807928085327},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.45018234848976135},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.43928593397140503},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.42952096462249756},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.37239375710487366},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3610672652721405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19675913453102112},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18424662947654724},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.09136271476745605}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8721543550491333},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8320087194442749},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.771116316318512},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.7453630566596985},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6943775415420532},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6171985864639282},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.5904926061630249},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5879093408584595},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5621234178543091},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5260539054870605},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.5166383385658264},{"id":"https://openalex.org/C115519274","wikidata":"https://www.wikidata.org/wiki/Q267903","display_name":"EPIC","level":2,"score":0.4876807928085327},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.45018234848976135},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.43928593397140503},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.42952096462249756},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.37239375710487366},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3610672652721405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19675913453102112},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18424662947654724},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.09136271476745605},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2004.1310761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2004.1310761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W350392096","https://openalex.org/W1985463181","https://openalex.org/W1986535055","https://openalex.org/W2005873279","https://openalex.org/W2030400507","https://openalex.org/W2036208810","https://openalex.org/W2040701288","https://openalex.org/W2063255488","https://openalex.org/W2087695439","https://openalex.org/W2107782879","https://openalex.org/W2121018372","https://openalex.org/W2129962996","https://openalex.org/W2166907479","https://openalex.org/W4232919122","https://openalex.org/W4240883175","https://openalex.org/W4243104579","https://openalex.org/W4246403730","https://openalex.org/W4252111568","https://openalex.org/W4255052811","https://openalex.org/W6646682572"],"related_works":["https://openalex.org/W2121223013","https://openalex.org/W4246454774","https://openalex.org/W2083681681","https://openalex.org/W4220800565","https://openalex.org/W2071143717","https://openalex.org/W1597127505","https://openalex.org/W2354612562","https://openalex.org/W1488300410","https://openalex.org/W2169584677","https://openalex.org/W2094199724"],"abstract_inverted_index":{"Explicitly-Parallel":[0],"Instruction":[1],"Computing":[2],"(EPIC)":[3],"provides":[4,141],"architectural":[5],"features,":[6,32],"including":[7],"predication":[8],"and":[9,56,114,118,151,156,175,181],"explicit":[10],"control":[11,188],"speculation,":[12],"intended":[13],"to":[14,19,99,102,107,123,126],"enhance":[15],"the":[16,36,48,53,57,67,72,111,137,165,182],"compiler's":[17],"ability":[18],"expose":[20],"instruction-level":[21],"parallelism":[22],"(ILP)":[23],"in":[24,35,44,77,87,147,177],"control-intensive":[25],"programs.":[26],"Aggressive":[27],"structural":[28,138],"transformations":[29],"using":[30,83],"these":[31,103,185],"though":[33],"described":[34],"literature,":[37],"have":[38],"not":[39],"yet":[40],"been":[41],"fully":[42],"characterized":[43],"complete":[45],"systems.":[46],"Using":[47],"Intel":[49],"Itanium":[50],"2":[51],"microprocessor,":[52],"SPECint2000":[54],"benchmarks":[55],"IMPACT":[58],"Compiler":[59],"for":[60],"IA-64,":[61],"a":[62,88,94,119,129,145],"research":[63],"compiler":[64],"competitive":[65],"with":[66,187],"best":[68],"commercial":[69],"compilers":[70],"on":[71],"platform,":[73],"we":[74],"provide":[75],"an":[76],"situ":[78],"evaluation":[79],"of":[80,168,184],"code":[81,109],"generated":[82],"aggressive,":[84],"EPIC-enabled":[85],"techniques":[86],"reality-constrained":[89],"microarchitecture.":[90],"Our":[91],"work":[92],"shows":[93],"1.13":[95],"average":[96],"speedup":[97,121],"(up":[98,122],"1.50)":[100],"due":[101],"compilation":[104,139],"techniques,":[105],"relative":[106,125],"traditionally-optimized":[108],"at":[110],"same":[112],"inlining":[113],"pointer":[115],"analysis":[116],"levels,":[117],"1.55":[120],"2.30)":[124],"GNU":[127],"GCC,":[128],"solid":[130],"traditional":[131],"compiler.":[132],"Detailed":[133],"results":[134],"show":[135],"that":[136,152],"approach":[140],"benefits":[142],"far":[143],"beyond":[144],"decrease":[146],"branch":[148],"misprediction":[149],"penalties":[150],"it":[153],"both":[154],"positively":[155],"negatively":[157],"impacts":[158],"instruction":[159],"cache":[160,174],"performance.":[161],"We":[162],"also":[163],"demonstrate":[164],"increasing":[166],"significance":[167],"runtime":[169],"effects,":[170],"such":[171],"as":[172],"data":[173],"TLB,":[176],"determining":[178],"end":[179],"performance":[180],"interaction":[183],"effects":[186],"speculation.":[189]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}