{"id":"https://openalex.org/W4247149411","doi":"https://doi.org/10.1109/isca.2003.1207008","title":"A pipelined memory architecture for high throughput network processors","display_name":"A pipelined memory architecture for high throughput network processors","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W4247149411","doi":"https://doi.org/10.1109/isca.2003.1207008"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2003.1207008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2003.1207008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"30th Annual International Symposium on Computer Architecture, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036932071","display_name":"Timothy Sherwood","orcid":"https://orcid.org/0000-0002-6550-6075"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Sherwood","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102730096","display_name":"George Varghese","orcid":"https://orcid.org/0000-0002-8218-5701"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Varghese","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113689930","display_name":"Brad Calder","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Calder","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036932071"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.39436252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8438223600387573},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6937577128410339},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6769019365310669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6385445594787598},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5927301049232483},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5492938160896301},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.511062741279602},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5045772790908813},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.49177220463752747},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45517778396606445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43610650300979614},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.42988789081573486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3780894875526428},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2747880816459656},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15108269453048706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8438223600387573},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6937577128410339},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6769019365310669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6385445594787598},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5927301049232483},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5492938160896301},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.511062741279602},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5045772790908813},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.49177220463752747},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45517778396606445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43610650300979614},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.42988789081573486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3780894875526428},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2747880816459656},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15108269453048706},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2003.1207008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2003.1207008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"30th Annual International Symposium on Computer Architecture, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W32411494","https://openalex.org/W41878872","https://openalex.org/W79029001","https://openalex.org/W319686716","https://openalex.org/W1585716122","https://openalex.org/W1960771887","https://openalex.org/W1968801809","https://openalex.org/W1970837734","https://openalex.org/W2038837571","https://openalex.org/W2058819785","https://openalex.org/W2073440460","https://openalex.org/W2099440788","https://openalex.org/W2099964107","https://openalex.org/W2101893654","https://openalex.org/W2108712752","https://openalex.org/W2122060420","https://openalex.org/W2128037259","https://openalex.org/W2134826720","https://openalex.org/W2137145600","https://openalex.org/W2150348132","https://openalex.org/W2155512447","https://openalex.org/W3003601347","https://openalex.org/W3163054746","https://openalex.org/W4236485791","https://openalex.org/W4238296029","https://openalex.org/W4252846586","https://openalex.org/W6601302163","https://openalex.org/W6603209019","https://openalex.org/W6634890053","https://openalex.org/W6676533105"],"related_works":["https://openalex.org/W2520402256","https://openalex.org/W2026724920","https://openalex.org/W2145023239","https://openalex.org/W2060648632","https://openalex.org/W2098581571","https://openalex.org/W2297043084","https://openalex.org/W2365895770","https://openalex.org/W1490059928","https://openalex.org/W3193461409","https://openalex.org/W2013468354"],"abstract_inverted_index":{"Designing":[0],"ASICs":[1],"for":[2,29],"each":[3],"new":[4],"generation":[5,99],"of":[6,25,36,70],"backbone":[7,30],"routers":[8],"is":[9],"a":[10,26,44,53,81],"time":[11],"intensive":[12],"and":[13,63],"fiscally":[14],"draining":[15],"process.":[16],"In":[17],"this":[18,76],"paper":[19],"we":[20,78],"focus":[21],"on":[22,33],"the":[23,34,68],"design":[24,46,56,69],"programmable":[27,82],"architecture":[28,83],"routers,":[31],"based":[32],"manipulation":[35],"wide":[37],"irregular":[38],"memory":[39,55],"words,":[40],"that":[41,57,80],"can":[42,84],"provide":[43],"feasible":[45],"alternative":[47],"to":[48,89,94],"custom":[49],"ASICs.":[50],"We":[51],"propose":[52],"pipelined":[54],"emphasizes":[58],"worst-case":[59],"throughput":[60],"over":[61],"latency,":[62],"co-explore":[64],"architectural":[65],"tradeoffs":[66],"with":[67,97],"several":[71],"important":[72],"network":[73,92,100],"algorithms.":[74],"Through":[75],"co-exploration,":[77],"show":[79],"efficiently":[85],"exploit":[86],"behavior":[87],"inherent":[88],"most":[90],"common":[91],"algorithms":[93],"keep":[95],"up":[96],"next":[98],"speeds.":[101]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}