{"id":"https://openalex.org/W4237960735","doi":"https://doi.org/10.1109/isca.2003.1206989","title":"Banked multiported register files for high-frequency superscalar microprocessors","display_name":"Banked multiported register files for high-frequency superscalar microprocessors","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W4237960735","doi":"https://doi.org/10.1109/isca.2003.1206989"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2003.1206989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2003.1206989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"30th Annual International Symposium on Computer Architecture, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034858364","display_name":"J.H. Tseng","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J.H. Tseng","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055628048","display_name":"K. Asanovic","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Asanovic","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034858364"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69685502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9536809921264648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7985777854919434},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5792068243026733},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.4725898206233978},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47232669591903687},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40874984860420227},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2535816431045532},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.18699374794960022}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9536809921264648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7985777854919434},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5792068243026733},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.4725898206233978},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47232669591903687},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40874984860420227},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2535816431045532},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.18699374794960022},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2003.1206989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2003.1206989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"30th Annual International Symposium on Computer Architecture, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2032094184","https://openalex.org/W2104932676","https://openalex.org/W2118329107","https://openalex.org/W2123170006","https://openalex.org/W2129760904","https://openalex.org/W2130838728","https://openalex.org/W2138351227","https://openalex.org/W2153098116","https://openalex.org/W2154433299","https://openalex.org/W2166507185","https://openalex.org/W2296006986","https://openalex.org/W3152376820","https://openalex.org/W4240046008","https://openalex.org/W4241874262","https://openalex.org/W4244495268","https://openalex.org/W4245021564","https://openalex.org/W4248576688","https://openalex.org/W4248627918","https://openalex.org/W4251468890","https://openalex.org/W6658560632","https://openalex.org/W6673006336","https://openalex.org/W6675870058","https://openalex.org/W6697014116"],"related_works":["https://openalex.org/W2368028869","https://openalex.org/W2389790172","https://openalex.org/W2187911614","https://openalex.org/W2186516977","https://openalex.org/W1583729815","https://openalex.org/W2392011550","https://openalex.org/W2356921469","https://openalex.org/W1977575975","https://openalex.org/W4248400083","https://openalex.org/W4245282684"],"abstract_inverted_index":{"Multiported":[0],"register":[1,28,38,46,82,114],"files":[2,29,47],"are":[3],"a":[4,57,80,117,129],"critical":[5],"component":[6],"of":[7,25,35,97,111,131],"high-performance":[8],"superscalar":[9,58,119],"microprocessors.":[10],"Conventional":[11],"multiported":[12,27],"structures":[13,66],"can":[14,125],"consume":[15],"significant":[16],"power":[17,42],"and":[18,43,73,87,105,137],"die":[19],"area.":[20,44],"We":[21,78,101],"examine":[22],"the":[23,95,112],"designs":[24,48,62],"banked":[26,81,113],"that":[30,67,123],"employ":[31],"multiple":[32],"interleaved":[33],"banks":[34],"fewer":[36],"ported":[37],"cells":[39],"to":[40,52,75],"reduce":[41,126],"Banked":[45],"have":[49],"been":[50],"shown":[51],"provide":[53],"sufficient":[54],"bandwidth":[55],"for":[56],"machine,":[59],"but":[60],"previous":[61],"had":[63],"complex":[64],"control":[65,89],"would":[68],"likely":[69],"limit":[70],"cycle":[71],"time":[72,134],"add":[74],"design":[76],"complexity.":[77],"develop":[79],"file":[83],"with":[84],"much":[85],"simpler":[86],"faster":[88],"logic":[90],"while":[91,141],"only":[92],"slightly":[93],"increasing":[94],"number":[96],"ports":[98],"per":[99],"bank.":[100],"present":[102],"area,":[103],"delay,":[104],"energy":[106,138],"numbers":[107],"extracted":[108],"from":[109],"layouts":[110],"file.":[115],"For":[116],"four-issue":[118],"processor,":[120],"we":[121,124],"show":[122],"area":[127],"by":[128,135,139,144],"factor":[130],"three,":[132],"access":[133],"20%,":[136],"40%,":[140],"decreasing":[142],"IPC":[143],"less":[145],"than":[146],"5%.":[147]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}