{"id":"https://openalex.org/W4247008581","doi":"https://doi.org/10.1109/isca.2002.1003586","title":"Tarantula: a vector extension to the alpha architecture","display_name":"Tarantula: a vector extension to the alpha architecture","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4247008581","doi":"https://doi.org/10.1109/isca.2002.1003586"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023653543","display_name":"Roger Espasa","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"R. Espasa","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045220844","display_name":"Federico Ardanaz","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Ardanaz","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Emer","raw_affiliation_strings":["Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA"],"affiliations":[{"raw_affiliation_string":"Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038191724","display_name":"S. Felix","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Felix","raw_affiliation_strings":["Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA"],"affiliations":[{"raw_affiliation_string":"Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022752472","display_name":"Julio Gago","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Gago","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082342454","display_name":"Roger Gramunt","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Gramunt","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041354695","display_name":"Isaac Hernandez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I. Hernandez","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087667090","display_name":"Juan Trujillo","orcid":"https://orcid.org/0000-0003-0139-6724"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"T. Juan","raw_affiliation_strings":["Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Compaq\u2013UPC Microprocessor Lab Universitat Polit\u00e8cnica Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040159348","display_name":"Geoff Lowney","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Lowney","raw_affiliation_strings":["Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","institution_ids":[]},{"raw_affiliation_string":"Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090422974","display_name":"Matthew Mattina","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Mattina","raw_affiliation_strings":["Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","institution_ids":[]},{"raw_affiliation_string":"Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075222745","display_name":"Andr\u00e9 Seznec","orcid":"https://orcid.org/0000-0002-3058-6503"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Seznec","raw_affiliation_strings":["Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Alpha Development Group Compaq Computer Corporation, Shrewsbury, MA, USA","institution_ids":[]},{"raw_affiliation_string":"Compaq UPC Microprocessor Laboratory, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5023653543"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":2.9681,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.9157629,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"281","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8130627870559692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8078517913818359},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.7544949650764465},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7541045546531677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6774110794067383},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5534524917602539},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5131090879440308},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5076473951339722},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46127769351005554},{"id":"https://openalex.org/keywords/parsec","display_name":"Parsec","score":0.4138796329498291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3966468274593353},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.11726632714271545}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8130627870559692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8078517913818359},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.7544949650764465},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7541045546531677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6774110794067383},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5534524917602539},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5131090879440308},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5076473951339722},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46127769351005554},{"id":"https://openalex.org/C44060867","wikidata":"https://www.wikidata.org/wiki/Q12129","display_name":"Parsec","level":3,"score":0.4138796329498291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3966468274593353},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.11726632714271545},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C150846664","wikidata":"https://www.wikidata.org/wiki/Q7602306","display_name":"Stars","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isca.2002.1003586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.84.5667","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.84.5667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://systems.cs.colorado.edu/ISCA2002/FinalPapers/X/EspasaR_Tarantula_final.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5699999928474426,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1968347730","https://openalex.org/W2074488431","https://openalex.org/W2086479094","https://openalex.org/W2097117297","https://openalex.org/W2113125938","https://openalex.org/W2118532220","https://openalex.org/W2139564164","https://openalex.org/W2145888677","https://openalex.org/W2168731021","https://openalex.org/W3142147837","https://openalex.org/W4242258435"],"related_works":["https://openalex.org/W2027935151","https://openalex.org/W2887888236","https://openalex.org/W2114736944","https://openalex.org/W3081116756","https://openalex.org/W2135650387","https://openalex.org/W2533681803","https://openalex.org/W2055341571","https://openalex.org/W2611592534","https://openalex.org/W4250432526","https://openalex.org/W1555620806"],"abstract_inverted_index":{"Tarantula":[0,24,82,178],"is":[1,67,208],"an":[2,180],"aggressive":[3],"floating":[4],"point":[5],"machine":[6],"targeted":[7],"at":[8],"technical,":[9],"scientific":[10],"and":[11,102,162,169,218],"bioinformatics":[12],"workloads,":[13],"originally":[14],"planned":[15],"as":[16,149,205],"a":[17,30,47,54,70,110,142,150,155,189,211],"follow-on":[18],"candidate":[19],"to":[20,26,116],"the":[21,27,84,100,138],"EV8":[22,28,139,217],"processor.":[23],"adds":[25],"core":[29,140],"vector":[31,41,89],"unit":[32,42],"capable":[33,73],"of":[34,57,74,79,99,157,183,188,194,196,213],"32":[35],"double-precision":[36],"flops":[37,195],"per":[38,62,160,167,170,222,229],"cycle.":[39,63,223,230],"The":[40,64],"fetches":[43],"data":[44],"directly":[45],"from":[46],"16":[48],"MByte":[49],"second":[50],"level":[51],"cache":[52],"with":[53,87,137,141],"peak":[55,156,190],"bandwidth":[56,123],"sixty":[58],"four":[59],"64-bit":[60],"values":[61],"whole":[65],"chip":[66],"backed":[68],"by":[69],"memory":[71,127],"controller":[72],"delivering":[75],"over":[76,185,216],"64":[77],"GBytes/s":[78],"raw":[80],"bandwidth.":[81],"extends":[83],"Alpha":[85],"ISA":[86],"new":[88,94],"instructions":[90,132],"that":[91,177],"operate":[92],"on":[93,200],"architectural":[95],"state.":[96],"Salient":[97],"features":[98],"architecture":[101],"implementation":[103],"are:":[104],"(1)":[105],"it":[106],"fully":[107,135],"integrates":[108,136],"into":[109],"virtual-memory":[111],"cache-coherent":[112],"system":[113],"without":[114],"changes":[115],"its":[117],"coherency":[118],"protocol,":[119],"(2)":[120],"provides":[121],"high":[122],"for":[124],"non-unit":[125],"stride":[126],"accesses,":[128],"(3)":[129],"supports":[130],"gather/scatter":[131,201],"efficiently,":[133],"(4)":[134],"narrow,":[143],"streamlined":[144],"interface,":[145],"rather":[146],"than":[147],"acting":[148],"co-processor":[151],"(5)":[152],"can":[153],"achieve":[154],"104":[158],"operations":[159,221,228],"cycle,":[161],"(6)":[163],"achieves":[164,179],"excellent":[165],"\"real-computation\"":[166],"transistor":[168],"watt":[171],"ratios.":[172],"Our":[173],"detailed":[174],"simulations":[175],"show":[176],"average":[181],"speedup":[182,191,212],"5X":[184],"EV8,":[186],"out":[187],"in":[192],"terms":[193],"8X.":[197],"Furthermore,":[198],"performance":[199],"intensive":[202],"benchmarks":[203,225],"such":[204],"Radix":[206],"Sort":[207],"also":[209],"remarkable:":[210],"almost":[214],"3X":[215],"15":[219],"sustained":[220],"Several":[224],"exceed":[226],"20":[227]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}