{"id":"https://openalex.org/W4246975541","doi":"https://doi.org/10.1109/isca.2002.1003571","title":"Dynamic fine-grain leakage reduction using leakage-biased bitlines","display_name":"Dynamic fine-grain leakage reduction using leakage-biased bitlines","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4246975541","doi":"https://doi.org/10.1109/isca.2002.1003571"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111899907","display_name":"Seongmoo Heo","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Seongmoo Heo","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031715173","display_name":"Kenneth C. Barr","orcid":"https://orcid.org/0000-0002-1823-8418"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Barr","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070476890","display_name":"Mark Hampton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Hampton","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Asanovic","raw_affiliation_strings":["MIT Laboratory for Computer Science, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"MIT Laboratory for Computer Science, Cambridge, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111899907"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8252,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.93751108,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7304280996322632},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7153527140617371},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7049480676651001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6034091114997864},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5687147974967957},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.49631744623184204},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4670468866825104},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4592897593975067},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43202149868011475},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4157554805278778},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41261059045791626},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.41004762053489685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37139153480529785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3078158497810364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28735050559043884},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26258695125579834},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25357967615127563},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2126561403274536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15392908453941345},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.13920006155967712},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.13237780332565308},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11879625916481018},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.10129156708717346}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7304280996322632},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7153527140617371},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7049480676651001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6034091114997864},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5687147974967957},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.49631744623184204},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4670468866825104},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4592897593975067},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43202149868011475},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4157554805278778},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41261059045791626},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.41004762053489685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37139153480529785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3078158497810364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28735050559043884},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26258695125579834},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25357967615127563},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2126561403274536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15392908453941345},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.13920006155967712},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.13237780332565308},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11879625916481018},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.10129156708717346},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2002.1003571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W384674728","https://openalex.org/W1526286996","https://openalex.org/W1527137186","https://openalex.org/W1541589219","https://openalex.org/W1582542758","https://openalex.org/W1949737515","https://openalex.org/W1985055077","https://openalex.org/W2032094184","https://openalex.org/W2039097694","https://openalex.org/W2042352336","https://openalex.org/W2069257560","https://openalex.org/W2075059680","https://openalex.org/W2098194061","https://openalex.org/W2099170293","https://openalex.org/W2102432039","https://openalex.org/W2114621701","https://openalex.org/W2124276471","https://openalex.org/W2126700722","https://openalex.org/W2131507936","https://openalex.org/W2140348248","https://openalex.org/W2145148378","https://openalex.org/W2147597268","https://openalex.org/W2154614859","https://openalex.org/W2165788555","https://openalex.org/W2169263481","https://openalex.org/W2169278276","https://openalex.org/W2171908300","https://openalex.org/W3152376820","https://openalex.org/W4235106764","https://openalex.org/W4236166192","https://openalex.org/W4248107164","https://openalex.org/W4248576688","https://openalex.org/W4250703801","https://openalex.org/W4253202538","https://openalex.org/W6632726728","https://openalex.org/W6676505392","https://openalex.org/W6818035614","https://openalex.org/W6832971323"],"related_works":["https://openalex.org/W2080140894","https://openalex.org/W1607429028","https://openalex.org/W2181994306","https://openalex.org/W2011376271","https://openalex.org/W2146018705","https://openalex.org/W2132842408","https://openalex.org/W2079163915","https://openalex.org/W3021242358","https://openalex.org/W2167121891","https://openalex.org/W2085879147"],"abstract_inverted_index":{"Leakage":[0],"power":[1],"is":[2],"dominated":[3],"by":[4],"critical":[5],"paths,":[6],"and":[7,34,61,81,107,133],"hence":[8],"dynamic":[9,24],"deactivation":[10,25,32,59,126],"of":[11,31,104,109,130,135,148],"fast":[12,62],"transistors":[13],"can":[14,70,86],"yield":[15],"large":[16],"savings.":[17],"We":[18,44,65],"introduce":[19],"metrics":[20],"for":[21,50],"comparing":[22],"fine-grain":[23],"techniques":[26],"that":[27,56],"include":[28],"the":[29,120],"effects":[30],"energy":[33,60,106,112,132,137,150],"startup":[35],"latencies,":[36],"as":[37,39],"well":[38],"long":[40],"term":[41],"leakage":[42,51,105,131,149],"current.":[43],"present":[45],"a":[46,74,115],"new":[47],"circuit-level":[48],"technique":[49,69],"current":[52],"reduction,":[53],"leakage-biased":[54,91],"bitlines,":[55],"has":[57],"low":[58],"wake-up":[63],"times.":[64],"show":[66],"how":[67,82],"this":[68],"be":[71],"applied":[72],"at":[73],"fine":[75],"grain":[76],"within":[77,98],"an":[78],"active":[79],"microprocessor":[80],"microarchitectural":[83],"scheduling":[84],"policies":[85],"improve":[87],"its":[88],"performance.":[89,160],"Using":[90],"bitlines":[92],"to":[93],"deactivate":[94],"SRAM":[95],"read":[96,124],"paths":[97],"I-cache":[99,111],"memories":[100],"saves":[101,127,145],"over":[102,146],"24%":[103],"22%":[108,134],"total":[110,136,152],"when":[113],"using":[114],"70":[116],"nm":[117],"process.":[118],"In":[119],"register":[121,142,153],"file,":[122],"fine-grained":[123],"port":[125],"nearly":[128],"50%":[129],"independently,":[138],"turning":[139],"off":[140],"idle":[141],"file":[143,154],"subbanks":[144],"67%":[147],"(57%":[151],"energy)":[155],"with":[156],"no":[157],"loss":[158],"in":[159]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}