{"id":"https://openalex.org/W4240029073","doi":"https://doi.org/10.1109/isca.2002.1003566","title":"Detailed design and evaluation of redundant multi-threading alternatives","display_name":"Detailed design and evaluation of redundant multi-threading alternatives","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4240029073","doi":"https://doi.org/10.1109/isca.2002.1003566"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087813577","display_name":"S. Mukherjee","orcid":"https://orcid.org/0000-0002-2750-5071"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.S. Mukherjee","raw_affiliation_strings":["VSSAD, Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD, Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090508514","display_name":"Michael J. Kontz","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kontz","raw_affiliation_strings":["Colorado VLSI Laboratory, Systems & VLSI Technology Operations, Hewlett Packard Company, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Colorado VLSI Laboratory, Systems & VLSI Technology Operations, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108353805","display_name":"S.K. Reinhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Reinhardt","raw_affiliation_strings":["EECS Department, University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087813577"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":13.4591,"has_fulltext":false,"cited_by_count":216,"citation_normalized_percentile":{"value":0.99205897,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775627851486206},{"id":"https://openalex.org/keywords/threading","display_name":"Threading (protein sequence)","score":0.676014244556427},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5777708292007446},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5585739016532898},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.534986674785614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5121757984161377},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5086584687232971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4789752960205078},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4674782454967499},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42745694518089294},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.4247710406780243},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.41530728340148926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40750378370285034},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3352052569389343},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22771009802818298},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11856696009635925},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10276642441749573},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09584507346153259}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775627851486206},{"id":"https://openalex.org/C200307862","wikidata":"https://www.wikidata.org/wiki/Q7797175","display_name":"Threading (protein sequence)","level":3,"score":0.676014244556427},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5777708292007446},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5585739016532898},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.534986674785614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5121757984161377},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5086584687232971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4789752960205078},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4674782454967499},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42745694518089294},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.4247710406780243},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.41530728340148926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40750378370285034},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3352052569389343},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22771009802818298},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11856696009635925},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10276642441749573},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09584507346153259},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C47701112","wikidata":"https://www.wikidata.org/wiki/Q735188","display_name":"Protein structure","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2002.1003566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W126636724","https://openalex.org/W1552648004","https://openalex.org/W1864485850","https://openalex.org/W1973468635","https://openalex.org/W1981514768","https://openalex.org/W1997084193","https://openalex.org/W2097117297","https://openalex.org/W2102480715","https://openalex.org/W2118532220","https://openalex.org/W2121864744","https://openalex.org/W2127609451","https://openalex.org/W2129655902","https://openalex.org/W2139777941","https://openalex.org/W2145064068","https://openalex.org/W2154626150","https://openalex.org/W2172063078","https://openalex.org/W3142147837","https://openalex.org/W3152376820","https://openalex.org/W4231340621","https://openalex.org/W4238816702","https://openalex.org/W4244227015","https://openalex.org/W4246310005","https://openalex.org/W4248445118","https://openalex.org/W4250644124","https://openalex.org/W4253094798","https://openalex.org/W6605194103","https://openalex.org/W6633201872","https://openalex.org/W6675837356","https://openalex.org/W6676505392","https://openalex.org/W6679578085"],"related_works":["https://openalex.org/W2384903348","https://openalex.org/W1995705225","https://openalex.org/W4253890856","https://openalex.org/W2369027488","https://openalex.org/W2184902834","https://openalex.org/W2378658106","https://openalex.org/W2150450196","https://openalex.org/W2650626006","https://openalex.org/W4234222745","https://openalex.org/W76998001"],"abstract_inverted_index":{"Exponential":[0],"growth":[1],"in":[2,64,114],"the":[3,38,65,129],"number":[4],"of":[5,17,37,67,111],"on-chip":[6],"transistors,":[7],"coupled.":[8],"with":[9],"reductions":[10],"in.":[11],"voltage":[12],"levels,":[13],"makes":[14],"each":[15],"generation":[16],"microprocessors":[18],"increasingly":[19],"vulnerable":[20],"to":[21],"transient":[22],"faults.":[23],"In":[24],"a":[25,52,78,96,108,115],"multi-threaded":[26,73,134],"environment,":[27],"we":[28,54,84,119],"can":[29,94],"detect":[30],"these":[31],"faults":[32],"by":[33],"running":[34],"two":[35,130],"copies":[36],"same":[39],"program":[40],"as":[41],"separate":[42],"threads,":[43],"feeding":[44],"them":[45],"identical":[46],"inputs,":[47],"and":[48,70,90],"comparing":[49],"their":[50],"outputs,":[51],"technique":[53],"call":[55],"redundant":[56,122],"multi-threading":[57],"(RMT).":[58],"This":[59],"paper":[60],"studies":[61,105],"RMT":[62,87,93,112],"techniques":[63,113],"context":[66],"both":[68],"single-":[69],"dual-processor":[71,116],"simultaneous":[72],"(SMT)":[74],"single-chip":[75],"devices.":[76],"Using":[77],"detailed,":[79],"commercial-grade,":[80],"SMT":[81],"processor":[82],"design":[83],"uncover":[85],"subtle":[86],"implementation":[88],"complexities,":[89],"find":[91],"that":[92],"be":[95],"more":[97],"significant":[98],"burden":[99],"for":[100],"single-processor":[101],"devices":[102],"than":[103,127],"prior":[104],"indicate.":[106],"However,":[107],"novel":[109],"application":[110],"device,":[117],"which":[118],"term":[120],"chip-level":[121],"threading,":[123],"shows":[124],"higher":[125],"performance":[126],"lock-stepping":[128],"cores,":[131],"especially":[132],"on":[133],"workloads.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":12}],"updated_date":"2026-05-09T13:55:54.758798","created_date":"2025-10-10T00:00:00"}