{"id":"https://openalex.org/W4250432526","doi":"https://doi.org/10.1109/isca.2002.1003563","title":"An instruction set and microarchitecture for instruction level distributed processing","display_name":"An instruction set and microarchitecture for instruction level distributed processing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4250432526","doi":"https://doi.org/10.1109/isca.2002.1003563"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012921180","display_name":"Ho-Seop Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ho-Seop Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045200005","display_name":"J.E. Smith","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012921180"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":1.1804,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8489447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8882390856742859},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8390041589736938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8381632566452026},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7255635261535645},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6437950134277344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6019518971443176},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5444912910461426},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5296361446380615},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.514965832233429},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5122050642967224},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5029732584953308},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4153327941894531},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3973821997642517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28449156880378723},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22803694009780884},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18782666325569153},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10248306393623352}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8882390856742859},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8390041589736938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8381632566452026},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7255635261535645},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6437950134277344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6019518971443176},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5444912910461426},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5296361446380615},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.514965832233429},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5122050642967224},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5029732584953308},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4153327941894531},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3973821997642517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28449156880378723},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22803694009780884},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18782666325569153},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10248306393623352},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2002.1003563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1556885469","https://openalex.org/W1569032152","https://openalex.org/W2090564803","https://openalex.org/W2096849933","https://openalex.org/W2109054996","https://openalex.org/W2132999975","https://openalex.org/W2138351227","https://openalex.org/W2150023094","https://openalex.org/W2164393230","https://openalex.org/W2171825402","https://openalex.org/W2296006986","https://openalex.org/W2992694935","https://openalex.org/W3148484433","https://openalex.org/W4230929357","https://openalex.org/W4231496307","https://openalex.org/W4232645751","https://openalex.org/W4236258190","https://openalex.org/W4242368470","https://openalex.org/W4242861182","https://openalex.org/W4251468890","https://openalex.org/W4251852027","https://openalex.org/W6634019501","https://openalex.org/W6679974117","https://openalex.org/W6697014116","https://openalex.org/W6771353042","https://openalex.org/W6793277613","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2157208020","https://openalex.org/W2299668876","https://openalex.org/W4246048158","https://openalex.org/W2150776253","https://openalex.org/W1625426655","https://openalex.org/W37057355","https://openalex.org/W2529008327","https://openalex.org/W4250432526","https://openalex.org/W1571009577","https://openalex.org/W2515308961"],"abstract_inverted_index":{"An":[0],"instruction":[1,29,89],"set":[2],"architecture":[3],"(ISA)":[4],"suitable":[5],"for":[6,53,58],"future":[7],"microprocessor":[8],"design":[9],"constraints":[10],"is":[11,31,51,73,142],"proposed.":[12],"The":[13,28,47,77,102],"ISA":[14,72],"has":[15],"hierarchical":[16,105],"register":[17,49,94,100],"files":[18],"with":[19],"a":[20,92,113,119,125,154,158,166,175],"small":[21],"number":[22],"of":[23,35,80,99,127,144],"accumulators":[24],"at":[25],"the":[26,45,70,139,149],"top.":[27],"stream":[30],"divided":[32],"into":[33],"chains":[34],"dependent":[36],"instructions":[37],"(strands)":[38],"where":[39],"intra-strand":[40],"dependences":[41],"are":[42],"passed":[43],"through":[44],"accumulator.":[46],"general-purpose":[48],"file":[50],"used":[52],"communication":[54,169],"between":[55],"strands":[56],"and":[57,75,96,108,118,165],"holding":[59],"global":[60,145],"values":[61],"that":[62,156],"have":[63],"many":[64],"consumers.":[65],"A":[66],"microarchitecture":[67,78,141,155],"to":[68],"support":[69],"proposed":[71,74,140],"evaluated.":[76],"consists":[79],"multiple,":[81],"distributed":[82,109],"processing":[83],"elements.":[84],"Each":[85],"PE":[86],"contains":[87],"an":[88],"issue":[90],"FIFO,":[91],"local":[93,97],"(accumulator)":[95],"copy!":[98],"file.":[101],"overall":[103],"simplicity,":[104],"value":[106],"communication,":[107],"implementation":[110],"will":[111],"provide":[112],"very":[114],"high":[115],"clock":[116,151],"speed":[117],"relatively":[120],"short":[121],"pipeline":[122],"while":[123],"maintaining":[124],"form":[126],"superscalar":[128,179],"out-of-order":[129,178],"execution.":[130],"Detailed":[131],"timing":[132],"simulations":[133],"using":[134],"translated":[135],"program":[136],"traces":[137],"show":[138],"tolerant":[143],"wire":[146],"latencies.":[147],"Ignoring":[148],"significant":[150],"frequency":[152],"advantages,":[153],"supports":[157],"4-wide":[159],"fetch/decode":[160],"pipeline,":[161],"8":[162],"serial":[163],"PEs,":[164],"two-cycle":[167],"inter-PE":[168],"latency":[170],"performs":[171],"as":[172,174],"well":[173],"conventional":[176],"4-way":[177],"processor.":[180]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}