{"id":"https://openalex.org/W4246870635","doi":"https://doi.org/10.1109/isca.2002.1003559","title":"Increasing processor performance by implementing deeper pipelines","display_name":"Increasing processor performance by implementing deeper pipelines","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4246870635","doi":"https://doi.org/10.1109/isca.2002.1003559"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086082888","display_name":"Eric Sprangle","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. Sprangle","raw_affiliation_strings":["Pentium R Processor Architecture Group, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Pentium R Processor Architecture Group, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086562058","display_name":"Doug Carmean","orcid":"https://orcid.org/0009-0001-8189-3917"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Carmean","raw_affiliation_strings":["Pentium R Processor Architecture Group, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Pentium R Processor Architecture Group, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086082888"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":15.5957,"has_fulltext":false,"cited_by_count":103,"citation_normalized_percentile":{"value":0.99493424,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.9540128707885742},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.8426862359046936},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7561742067337036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7358418703079224},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5830385088920593},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.5537251830101013},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4592883288860321},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42937493324279785},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4183098077774048},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3826953172683716},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3391069769859314},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14662545919418335},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06403866410255432}],"concepts":[{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.9540128707885742},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.8426862359046936},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7561742067337036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7358418703079224},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5830385088920593},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.5537251830101013},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4592883288860321},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42937493324279785},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4183098077774048},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3826953172683716},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3391069769859314},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14662545919418335},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06403866410255432},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2002.1003559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1542061976","https://openalex.org/W2133916137","https://openalex.org/W2138351227","https://openalex.org/W2157465781","https://openalex.org/W7010099979","https://openalex.org/W7033720462"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W2016111908","https://openalex.org/W2071568619","https://openalex.org/W2156509923","https://openalex.org/W4235677263","https://openalex.org/W2381374827","https://openalex.org/W2109440006","https://openalex.org/W2745771918","https://openalex.org/W1996076926","https://openalex.org/W1527636930"],"abstract_inverted_index":{"One":[0],"architectural":[1],"method":[2],"for":[3,91],"increasing":[4,8],"processor":[5,30,122],"performance":[6,21,61,85,135],"involves":[7],"the":[9,18,45,51,56,98,112,121],"frequency":[10,123],"by":[11,124],"implementing":[12],"deeper":[13,39,117],"pipelines.":[14],"This":[15,47],"paper":[16,48],"explores":[17],"relationship":[19],"between":[20],"and":[22,36,67,71,101],"pipeline":[23],"depth":[24],"using":[25],"a":[26,34,142],"Pentium/sup":[27],"(R)/":[28],"4":[29,144],"like":[31,145],"architecture":[32],"as":[33,63],"baseline,":[35],"shows":[37,49],"that":[38,50,83,110],"pipelines":[40,64,118],"can":[41,119,133],"continue":[42,76],"to":[43,60,77,139],"increase":[44,78,120],"performance.":[46],"branch":[52,69,73],"misprediction":[53],"latency":[54],"is":[55],"single":[57],"largest":[58],"contributor":[59],"degradation":[62],"are":[65],"stretched,":[66],"therefore":[68,102],"prediction":[70],"fast":[72],"recovery":[74],"will":[75,93],"in":[79,111],"importance.":[80],"We":[81],"show":[82,109],"higher":[84],"cores,":[86],"implemented":[87],"with":[88,129],"longer":[89],"pipelines,":[90],"example,":[92],"put":[94],"more":[95],"pressure":[96],"on":[97],"memory":[99],"system,":[100],"require":[103],"larger":[104,130],"on-chip":[105,131],"caches.":[106],"Finally,":[107],"we":[108],"same":[113],"process":[114],"technology,":[115],"designing":[116],"100%,":[125],"which,":[126],"when":[127],"combined":[128],"caches":[132],"yield":[134],"improvements":[136],"of":[137],"35%":[138],"90%":[140],"over":[141],"Pentium":[143],"processor.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}