{"id":"https://openalex.org/W4244264053","doi":"https://doi.org/10.1109/isca.2002.1003557","title":"The optimum pipeline depth for a microprocessor","display_name":"The optimum pipeline depth for a microprocessor","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4244264053","doi":"https://doi.org/10.1109/isca.2002.1003557"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2002.1003557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035643110","display_name":"A. Hartstein","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Hartstein","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017736056","display_name":"Thomas R. Puzak","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.R. Puzak","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035643110"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":6.5401,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.97096931,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8529200553894043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7842422723770142},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6471636891365051},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5355275869369507},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4523615837097168},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.43085652589797974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3362480401992798},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3088972866535187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23017284274101257}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8529200553894043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7842422723770142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6471636891365051},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5355275869369507},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4523615837097168},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.43085652589797974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3362480401992798},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3088972866535187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23017284274101257}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2002.1003557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2002.1003557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 29th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1935830523","https://openalex.org/W2025108891","https://openalex.org/W2043687377","https://openalex.org/W2097872138","https://openalex.org/W2124264444","https://openalex.org/W2147285994","https://openalex.org/W2149904332","https://openalex.org/W4236258190","https://openalex.org/W6674846685","https://openalex.org/W6678410983","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2364343982","https://openalex.org/W2356172029","https://openalex.org/W4387712299","https://openalex.org/W122453572","https://openalex.org/W2466405623","https://openalex.org/W2131429702","https://openalex.org/W2151122729","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079"],"abstract_inverted_index":{"The":[0,102,129],"impact":[1],"of":[2,8,36,49,73,187],"pipeline":[3,32,44,50,55,65,116,139,161],"length":[4,66,117,140,162],"on":[5],"the":[6,30,34,42,47,53,63,114,119,124,142,155,159,165,172],"performance":[7],"a":[9,108,137,184],"microprocessor":[10],"is":[11,21,59,107],"explored":[12,182],"both":[13,123,190],"theoretically":[14],"and":[15,81,87,93,100,110,122,126,167,192],"by":[16,61],"simulation.":[17],"An":[18],"analytical":[19],"theory":[20,58],"presented":[22],"that":[23,105],"shows":[24],"two":[25,156],"opposing":[26],"architectural":[27],"parameters":[28],"affect":[29],"optimal":[31,43,54,64,115,160],"length:":[33],"degree":[35],"instruction":[37],"level":[38],"parallelism":[39],"(superscalar)":[40],"decreases":[41],"length,":[45],"while":[46],"lack":[48],"stalls":[51],"increases":[52],"length.":[56],"This":[57],"tested":[60],"analyzing":[62],"for":[67,164],"35":[68],"applications":[69,95],"representing":[70],"three":[71],"classes":[72],"workloads.":[74],"Trace":[75],"tapes":[76],"are":[77,181],"collected":[78],"from":[79],"SPEC95":[80],"SPEC2000":[82],"applications,":[83,92,131,144,174],"traditional":[84],"(legacy)":[85],"database":[86],"online":[88],"transaction":[89],"processing":[90],"(OLTP)":[91],"modern":[94,127],"primarily":[96],"written":[97,132,146],"in":[98,113,133,147,154],"Java":[99,168],"C++.":[101],"results":[103,180],"show":[104],"there":[106],"clear":[109],"significant":[111],"difference":[112],"between":[118],"SPEC":[120,130],"workloads":[121,169],"legacy":[125,143,173],"applications.":[128],"C,":[134],"optimize":[135],"to":[136],"shorter":[138],"than":[141],"largely":[145],"assembler":[148],"language,":[149],"with":[150,171],"relatively":[151],"little":[152],"overlap":[153],"distributions.":[157],"Additionally,":[158],"distribution":[163],"C++":[166],"overlaps":[170],"suggesting":[175],"similar":[176],"workload":[177],"characteristics.":[178],"These":[179],"across":[183],"wide":[185],"range":[186],"superscalar":[188],"processors,":[189],"in-order":[191],"out-of-order.":[193]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}