{"id":"https://openalex.org/W4417402917","doi":"https://doi.org/10.1109/is264627.2025.11284589","title":"Generating an AES11-compatible media clock in a System-on-Chip (SoC) for use in real-time audio streaming via AoIP","display_name":"Generating an AES11-compatible media clock in a System-on-Chip (SoC) for use in real-time audio streaming via AoIP","publication_year":2025,"publication_date":"2025-10-29","ids":{"openalex":"https://openalex.org/W4417402917","doi":"https://doi.org/10.1109/is264627.2025.11284589"},"language":"en","primary_location":{"id":"doi:10.1109/is264627.2025.11284589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/is264627.2025.11284589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 6th International Symposium on the Internet of Sounds (IS2)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120823878","display_name":"Zain Alabedin Alishammat","orcid":null},"institutions":[{"id":"https://openalex.org/I2800804238","display_name":"Fraunhofer Institute for Open Communication Systems","ror":"https://ror.org/00px80p03","country_code":"DE","type":"facility","lineage":["https://openalex.org/I2800804238","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zain Alabedin Alishammat","raw_affiliation_strings":["Fraunhofer HHI,Capture and Display Systems (CDS),Berlin,Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer HHI,Capture and Display Systems (CDS),Berlin,Germany","institution_ids":["https://openalex.org/I2800804238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113425737","display_name":"Thorben Kron","orcid":null},"institutions":[{"id":"https://openalex.org/I2800804238","display_name":"Fraunhofer Institute for Open Communication Systems","ror":"https://ror.org/00px80p03","country_code":"DE","type":"facility","lineage":["https://openalex.org/I2800804238","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thorben Kron","raw_affiliation_strings":["Fraunhofer HHI,Capture and Display Systems (CDS),Berlin,Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer HHI,Capture and Display Systems (CDS),Berlin,Germany","institution_ids":["https://openalex.org/I2800804238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5120823878"],"corresponding_institution_ids":["https://openalex.org/I2800804238"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46464403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.006500000134110451,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12004","display_name":"Advanced Frequency and Time Standards","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7049000263214111},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.6948999762535095},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6571000218391418},{"id":"https://openalex.org/keywords/sync","display_name":"sync","score":0.6019999980926514},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5976999998092651},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5541999936103821},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4797999858856201},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.41690000891685486},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.39879998564720154},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3910999894142151}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8187000155448914},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7049000263214111},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.6948999762535095},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6571000218391418},{"id":"https://openalex.org/C3913047","wikidata":"https://www.wikidata.org/wiki/Q1956265","display_name":"sync","level":3,"score":0.6019999980926514},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5976999998092651},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5541999936103821},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4797999858856201},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.46720001101493835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42149999737739563},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.41690000891685486},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.39879998564720154},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3910999894142151},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.375900000333786},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.35850000381469727},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.3384000062942505},{"id":"https://openalex.org/C87687168","wikidata":"https://www.wikidata.org/wiki/Q173114","display_name":"Digital audio","level":4,"score":0.3294999897480011},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.328000009059906},{"id":"https://openalex.org/C2780233690","wikidata":"https://www.wikidata.org/wiki/Q535347","display_name":"Transparency (behavior)","level":2,"score":0.3257000148296356},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32170000672340393},{"id":"https://openalex.org/C192082776","wikidata":"https://www.wikidata.org/wiki/Q7663751","display_name":"System time","level":3,"score":0.31529998779296875},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.3107999861240387},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.3095000088214874},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.3093000054359436},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.3010999858379364},{"id":"https://openalex.org/C111097370","wikidata":"https://www.wikidata.org/wiki/Q10969923","display_name":"Synchronization networks","level":4,"score":0.29919999837875366},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.28760001063346863},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.27730000019073486},{"id":"https://openalex.org/C178317062","wikidata":"https://www.wikidata.org/wiki/Q5477933","display_name":"Frame synchronization","level":4,"score":0.2732999920845032},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.2727999985218048},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.26489999890327454},{"id":"https://openalex.org/C520681616","wikidata":"https://www.wikidata.org/wiki/Q202255","display_name":"Digital television","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2549999952316284},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.25119999051094055}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/is264627.2025.11284589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/is264627.2025.11284589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 6th International Symposium on the Internet of Sounds (IS2)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/510947","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/510947","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4403266630"],"related_works":[],"abstract_inverted_index":{"The":[0,118,188],"transmission":[1],"of":[2,13,19,50,80,136,149,160,199],"high-quality,":[3],"low-latency":[4],"audio":[5,53,73],"over":[6],"IP":[7],"(AoIP)":[8],"networks":[9],"demands":[10],"precise":[11],"synchronization":[12],"distributed":[14],"devices,":[15],"particularly":[16],"through":[17],"alignment":[18,227],"local":[20],"media":[21,35,81,164,182,245],"clocks":[22,82],"to":[23,43,134,218,274],"a":[24,38,56,67,161,174,213,219],"global":[25],"reference":[26,97],"via":[27],"IEEE":[28,185,286],"1588":[29,186],"Precision":[30],"Time":[31,195],"Protocol":[32],"(PTP).":[33],"A":[34],"clock":[36,165,183,209,283],"is":[37,122,272],"high-precision":[39],"timing":[40],"signal":[41,216],"used":[42],"control":[44],"the":[45,123,137,157,192,206,222,266,270],"sampling,":[46],"playback,":[47],"or":[48,54,71,95,151],"recording":[49],"digital":[51],"media\u2014typically":[52],"video\u2014at":[55],"consistent":[57],"and":[58,116,145,229,261,268,281],"accurate":[59],"rate.":[60],"It":[61],"ensures":[62],"that":[63],"all":[64],"devices":[65],"in":[66,75,143],"network":[68],"play":[69],"out":[70],"capture":[72],"samples":[74],"perfect":[76],"temporal":[77],"alignment.The":[78],"generation":[79],"for":[83,130,178,251],"AoIP":[84,253],"systems":[85,254],"remains":[86],"an":[87,180],"open":[88],"challenge,":[89],"as":[90,256],"no":[91],"widely":[92],"adopted":[93,142],"standard":[94],"open-source":[96],"design":[98],"currently":[99],"exists.":[100],"Existing":[101],"solutions":[102],"are":[103],"typically":[104],"implemented":[105],"on":[106,110,265],"FPGAs,":[107],"often":[108],"relying":[109],"proprietary":[111],"architectures":[112],"with":[113,205],"limited":[114],"transparency":[115],"accessibility.":[117],"only":[119],"established":[120],"guideline":[121],"AES11":[124,235],"standard,":[125],"which":[126],"specifies":[127],"stringent":[128],"requirements":[129],"such":[131,255],"clocks\u2014limiting":[132],"jitter":[133],"\u00b15%":[135],"sample":[138],"period\u2014and":[139],"has":[140],"been":[141],"AES67":[144],"RAVENNA.":[146],"This":[147],"lack":[148],"standardized":[150],"openly":[152],"available":[153],"implementations,":[154],"however,":[155],"leaves":[156],"practical":[158],"derivation":[159],"stable,":[162],"PTP-synchronized":[163],"largely":[166],"unclear.To":[167],"address":[168],"this":[169,171],"gap,":[170],"paper":[172],"presents":[173],"hardware\u2013software":[175],"co-design":[176],"methodology":[177,271],"deriving":[179],"AES11-compliant":[181],"from":[184],"PTP.":[187],"proposed":[189],"approach":[190],"combines":[191],"Common":[193],"Platform":[194],"Sync":[196],"(CPTS)":[197],"module":[198],"Texas":[200],"Instruments\u2019":[201],"AM62x":[202,267],"System-on-Chip":[203],"(SoC)":[204],"LMK05318B":[207],"jitter-cleaning":[208],"generator.":[210],"By":[211],"leveraging":[212],"pulse-per-second":[214],"(PPS)":[215],"phase-locked":[217],"PTP":[220],"grandmaster,":[221],"system":[223],"achieves":[224],"sub-100":[225],"ns":[226],"accuracy":[228],"35":[230],"ps":[231],"RMS":[232],"jitter,":[233],"surpassing":[234],"requirements.The":[236],"implementation":[237],"demonstrates":[238],"how":[239],"cost-efficient":[240],"embedded":[241,276],"platforms":[242,277],"without":[243],"native":[244],"clocking":[246],"capabilities":[247],"can":[248],"be":[249],"adapted":[250],"professional":[252],"AES67,":[257],"while":[258],"maintaining":[259],"interoperability":[260],"scalability.":[262],"Although":[263],"validated":[264],"LMK05318B,":[269],"transferable":[273],"other":[275],"featuring":[278],"PTP-based":[279],"timestamping":[280],"any":[282],"synchronizer":[284],"supporting":[285],"1588.":[287]},"counts_by_year":[],"updated_date":"2026-03-21T08:13:44.787528","created_date":"2025-12-16T00:00:00"}