{"id":"https://openalex.org/W4225320158","doi":"https://doi.org/10.1109/irps48227.2022.9764598","title":"Q&R On-Chip (QROC): A Unified, Oven-less and Scalable Circuit Reliability Platform","display_name":"Q&R On-Chip (QROC): A Unified, Oven-less and Scalable Circuit Reliability Platform","publication_year":2022,"publication_date":"2022-03-01","ids":{"openalex":"https://openalex.org/W4225320158","doi":"https://doi.org/10.1109/irps48227.2022.9764598"},"language":"en","primary_location":{"id":"doi:10.1109/irps48227.2022.9764598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48227.2022.9764598","pdf_url":null,"source":{"id":"https://openalex.org/S4363605693","display_name":"2022 IEEE International Reliability Physics Symposium (IRPS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083178950","display_name":"Ketul B. Sutaria","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ketul B. Sutaria","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018572841","display_name":"Minki Cho","orcid":"https://orcid.org/0000-0003-3745-122X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Minki Cho","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022234286","display_name":"Anisur Rahman","orcid":"https://orcid.org/0000-0001-9763-7259"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anisur Rahman","raw_affiliation_strings":["TD Q&R, Intel Corporation,Hillsboro,Oregon"],"affiliations":[{"raw_affiliation_string":"TD Q&R, Intel Corporation,Hillsboro,Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005213443","display_name":"Jihan Standfest","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jihan Standfest","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087731578","display_name":"Rahul Sharma","orcid":"https://orcid.org/0000-0002-6976-4530"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rahul Sharma","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047431787","display_name":"Swaroop Namalapuri","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Swaroop Namalapuri","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032385628","display_name":"S. K. Gupta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shiv Gupta","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014588128","display_name":"B. Ajdari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bahar Ajdari","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063163118","display_name":"Ricardo Asc\u00e1zubi","orcid":"https://orcid.org/0000-0002-6411-0554"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo Ascazubi","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082638823","display_name":"B. Gill","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Balkaran Gill","raw_affiliation_strings":["Q&R Test Chips Design & Data"],"affiliations":[{"raw_affiliation_string":"Q&R Test Chips Design & Data","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5083178950"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6121,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81040807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5877816081047058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5161815285682678},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5157740116119385},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49708059430122375},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.46364039182662964},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4227992594242096},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4213804602622986},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4211616516113281},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4135976731777191},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3592875599861145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31987637281417847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3060571551322937},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2512388229370117},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.181924968957901},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09225320816040039}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5877816081047058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5161815285682678},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5157740116119385},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49708059430122375},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.46364039182662964},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4227992594242096},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4213804602622986},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4211616516113281},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4135976731777191},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3592875599861145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31987637281417847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3060571551322937},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2512388229370117},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.181924968957901},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09225320816040039},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps48227.2022.9764598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48227.2022.9764598","pdf_url":null,"source":{"id":"https://openalex.org/S4363605693","display_name":"2022 IEEE International Reliability Physics Symposium (IRPS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2028700025","https://openalex.org/W2065713570","https://openalex.org/W2114725738","https://openalex.org/W2132297574","https://openalex.org/W2142820718","https://openalex.org/W2153258655","https://openalex.org/W2526217375","https://openalex.org/W2788656907","https://openalex.org/W2799677856","https://openalex.org/W3006265545","https://openalex.org/W3040424541","https://openalex.org/W3136752984","https://openalex.org/W6666939895"],"related_works":["https://openalex.org/W2390607226","https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2375888161","https://openalex.org/W2355158303","https://openalex.org/W1703071360","https://openalex.org/W2368652795","https://openalex.org/W2744643496","https://openalex.org/W2375792528","https://openalex.org/W2036121598"],"abstract_inverted_index":{"Technology":[0],"scaling,":[1],"aggressive":[2],"operating":[3,34],"conditions":[4],"and":[5,25,36,43,76,104,158,172,204],"shrinking":[6],"margins":[7],"caused":[8],"the":[9,112,135],"emergence":[10],"of":[11,20,33,69,194],"circuit/IP":[12],"performance":[13],"aging":[14,186],"modelling":[15],"as":[16,153],"an":[17,167],"active":[18],"area":[19],"reliability":[21,49,109,126,150],"research.":[22],"Digital,":[23],"analog":[24],"mixed":[26],"signal":[27],"circuits":[28],"experience":[29],"a":[30,60,66,131,162],"broad":[31],"range":[32],"conditions,":[35],"are":[37],"subject":[38],"to":[39,55,78,114,130,147],"various":[40,149],"voltage,":[41],"area,":[42],"temperature":[44,176],"acceleration":[45],"factors":[46],"depending":[47],"on":[48,98,134],"mechanism,":[50],"which":[51],"all":[52],"stack":[53],"up":[54],"make":[56],"circuit":[57,108,144],"lifetime":[58],"prediction":[59],"formidable":[61],"task.":[62],"In":[63,180],"this":[64,181],"context,":[65],"large":[67],"volume":[68],"circuit-level":[70],"data,":[71],"covering":[72],"statistical":[73],"process":[74],"variation":[75],"subjected":[77],"long-term":[79],"stress":[80,164,187],"that":[81],"minimize":[82],"overstress":[83],"artifacts,":[84],"is":[85,178],"crucial":[86],"for":[87,107,175],"effective":[88],"decision":[89],"making.":[90],"To":[91],"address":[92],"these":[93],"challenges,":[94],"we":[95,138,183],"present":[96,184],"\"Q&R":[97],"Chip\"":[99],"(QROC)":[100],"-a":[101],"unified,":[102],"oven-less":[103],"scalable":[105],"platform":[106,165],"evaluation.":[110],"With":[111],"goal":[113],"bridge":[115],"gaps":[116],"across":[117],"design":[118],"hierarchy":[119],"from":[120,189],"technology":[121],"building":[122],"blocks":[123],"e.g.,":[124],"transistor":[125,154],"at":[127],"one":[128],"end,":[129],"complex":[132],"product":[133],"other":[136],"extreme,":[137],"implemented":[139],"QROC":[140],"chips":[141],"with":[142,166],"state-of-the-art":[143],"test":[145],"structures":[146],"evaluate":[148],"mechanisms":[151],"such":[152],"aging,":[155],"dielectric":[156],"breakdown":[157],"thermal":[159],"stability.":[160],"Finally,":[161],"new":[163],"on-board":[168],"FPGA,":[169],"PC":[170],"interface":[171],"heater":[173],"socket":[174],"control":[177],"designed.":[179],"work":[182],"preliminary":[185],"data":[188],"more":[190],"than":[191],"15000":[192],"instances":[193],"ring-oscillators":[195],"(RO)":[196],"representing":[197],"107":[198],"unique":[199],"standard":[200],"cells,":[201],"layout":[202],"styles":[203],"device":[205],"types.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}