{"id":"https://openalex.org/W4376606726","doi":"https://doi.org/10.1109/irps48203.2023.10118128","title":"A Physical Unclonable Function Leveraging Hot Carrier Injection Aging","display_name":"A Physical Unclonable Function Leveraging Hot Carrier Injection Aging","publication_year":2023,"publication_date":"2023-03-01","ids":{"openalex":"https://openalex.org/W4376606726","doi":"https://doi.org/10.1109/irps48203.2023.10118128"},"language":"en","primary_location":{"id":"doi:10.1109/irps48203.2023.10118128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48203.2023.10118128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002726527","display_name":"Rachael J. Parker","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rachael J. Parker","raw_affiliation_strings":["Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112915942","display_name":"Jyothi Velamala","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jyothi Bhaskarr A. Velamala","raw_affiliation_strings":["Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102873292","display_name":"Kuan-Yueh James Shen","orcid":"https://orcid.org/0000-0003-2796-2683"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kuan-Yueh James Shen","raw_affiliation_strings":["Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111877729","display_name":"David Johnston","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Johnston","raw_affiliation_strings":["Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Design Engineering Group,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Engineering Group, Intel Corporation, Hillsboro, OR, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018292734","display_name":"Yao\u2010Feng Chang","orcid":"https://orcid.org/0000-0002-8943-9305"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yao-Feng Chang","raw_affiliation_strings":["Logic Technology Development Quality & Reliability, Intel Corporation,Hillsboro,OR,U.S.A"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality & Reliability, Intel Corporation,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027832758","display_name":"S. Ramey","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen M. Ramey","raw_affiliation_strings":["Logic Technology Development Quality & Reliability, Intel Corporation,Hillsboro,OR,U.S.A"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality & Reliability, Intel Corporation,Hillsboro,OR,U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051894122","display_name":"Siang-jhih Sean Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siang-Jhih Sean Wu","raw_affiliation_strings":["Manufacturing and Product Engineering, Intel Corporation,Folsom,CA,U.S.A","Manufacturing and Product Engineering, Intel Corporation, Folsom, CA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Manufacturing and Product Engineering, Intel Corporation,Folsom,CA,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Manufacturing and Product Engineering, Intel Corporation, Folsom, CA, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011018061","display_name":"Padma Penmatsa","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Padma Penmatsa","raw_affiliation_strings":["Manufacturing and Product Engineering, Intel Corporation,Folsom,CA,U.S.A","Manufacturing and Product Engineering, Intel Corporation, Folsom, CA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Manufacturing and Product Engineering, Intel Corporation,Folsom,CA,U.S.A","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Manufacturing and Product Engineering, Intel Corporation, Folsom, CA, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5002726527"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.9561,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84782609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.8612817525863647},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7163602709770203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5455067753791809},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5451126098632812},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.5178413987159729},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.48582029342651367},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46013182401657104},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4214269518852234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3447025716304779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27768105268478394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2566984295845032},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2470744252204895},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.1437375545501709}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.8612817525863647},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7163602709770203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5455067753791809},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5451126098632812},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.5178413987159729},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.48582029342651367},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46013182401657104},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4214269518852234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3447025716304779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27768105268478394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2566984295845032},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2470744252204895},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.1437375545501709},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps48203.2023.10118128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48203.2023.10118128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W140381716","https://openalex.org/W203309928","https://openalex.org/W1533965610","https://openalex.org/W2001067488","https://openalex.org/W2017500042","https://openalex.org/W2043440527","https://openalex.org/W2052828598","https://openalex.org/W2134869654","https://openalex.org/W2144418895","https://openalex.org/W2399463525","https://openalex.org/W2580334840","https://openalex.org/W2591285794","https://openalex.org/W2798748261","https://openalex.org/W2914764075","https://openalex.org/W3020700138","https://openalex.org/W4230927117","https://openalex.org/W6654954156"],"related_works":["https://openalex.org/W2775062502","https://openalex.org/W4292862360","https://openalex.org/W2302863414","https://openalex.org/W2896245892","https://openalex.org/W3083074270","https://openalex.org/W3094096662","https://openalex.org/W2910831494","https://openalex.org/W3081452067","https://openalex.org/W4386278306","https://openalex.org/W3201860997"],"abstract_inverted_index":{"Physical":[0],"Unclonable":[1],"Functions":[2],"(PUFs)":[3],"are":[4],"low-cost":[5],"cryptographic":[6],"primitives":[7],"used":[8],"to":[9,35,83,86,105],"generate":[10],"unique,":[11],"secure,":[12],"and":[13,19,47],"stable":[14],"IDs":[15,40],"for":[16,121],"device":[17],"authentication":[18],"secure":[20],"communication.":[21],"PUFs":[22],"rely":[23],"on":[24],"process":[25],"variation":[26],"inherent":[27],"in":[28,97,103],"the":[29,55],"manufacturing":[30,119],"flow":[31,120],"making":[32],"it":[33],"impossible":[34],"predict":[36],"or":[37],"clone":[38],"chip":[39],"providing":[41],"a":[42,71,76,92,106],"high":[43,60],"level":[44],"of":[45],"security":[46],"tamper":[48],"resistance.":[49],"A":[50],"commonly":[51],"studied":[52,113],"PUF":[53,57,74,94],"is":[54,101],"memory":[56],"which":[58],"suffers":[59],"Bit":[61],"Error":[62],"Rate":[63],"(BER)":[64],"across":[65],"environmental":[66],"conditions.":[67],"This":[68],"paper":[69],"introduces":[70],"novel":[72],"NFET":[73],"featuring":[75],"Hot":[77],"Carrier":[78],"Injection":[79],"(HCI)":[80],"stress":[81,116],"mechanism":[82],"lower":[84],"BER":[85,110],"near":[87],"zero.":[88],"Post-Si":[89],"data":[90],"from":[91],"lkb":[93],"array":[95],"fabricated":[96],"Intel4":[98],"FinFET":[99],"technology":[100],"presented":[102],"comparison":[104],"hybrid-SRAM":[107],"style":[108],"PUF.":[109],"results":[111],"were":[112],"with":[114],"different":[115],"parameters":[117],"enabling":[118],"HCI":[122],"based":[123],"PUFs.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}