{"id":"https://openalex.org/W3157197680","doi":"https://doi.org/10.1109/irps46558.2021.9405119","title":"Optimized programming algorithms for multilevel RRAM in hardware neural networks","display_name":"Optimized programming algorithms for multilevel RRAM in hardware neural networks","publication_year":2021,"publication_date":"2021-03-01","ids":{"openalex":"https://openalex.org/W3157197680","doi":"https://doi.org/10.1109/irps46558.2021.9405119","mag":"3157197680"},"language":"en","primary_location":{"id":"doi:10.1109/irps46558.2021.9405119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps46558.2021.9405119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://uvadoc.uva.es/bitstream/10324/66068/1/Optimized_programming_algorithms_for_multilevel_RRAM_in_hardware_neural_networks.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007124999","display_name":"Valerio Milo","orcid":"https://orcid.org/0000-0002-3305-2742"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Valerio Milo","raw_affiliation_strings":["Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089375562","display_name":"Francesco Anzalone","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Anzalone","raw_affiliation_strings":["Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084809231","display_name":"Cristian Zambelli","orcid":"https://orcid.org/0000-0001-8755-0504"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristian Zambelli","raw_affiliation_strings":["Universit\u00e1 degli Studi di Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e1 degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012825870","display_name":"Eduardo P\u00e9rez","orcid":"https://orcid.org/0000-0001-7545-9420"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eduardo Perez","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040043022","display_name":"Mamathamba Kalishettyhalli Mahadevaiah","orcid":"https://orcid.org/0000-0002-6534-9954"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mamathamba K. Mahadevaiah","raw_affiliation_strings":["IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP-Leibniz-Institut f\u00fcr innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066385773","display_name":"\u00d3scar G. Ossorio","orcid":"https://orcid.org/0000-0003-3457-2317"},"institutions":[{"id":"https://openalex.org/I108103353","display_name":"Universidad de Valladolid","ror":"https://ror.org/01fvbaw18","country_code":"ES","type":"education","lineage":["https://openalex.org/I108103353"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oscar G. Ossorio","raw_affiliation_strings":["Universidad de Valladolid, Valladolid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Valladolid, Valladolid, Spain","institution_ids":["https://openalex.org/I108103353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069964414","display_name":"P. Olivo","orcid":"https://orcid.org/0000-0002-8751-4666"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Olivo","raw_affiliation_strings":["Universit\u00e1 degli Studi di Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e1 degli Studi di Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066336061","display_name":"Christian Wenger","orcid":"https://orcid.org/0000-0003-3698-2635"},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Wenger","raw_affiliation_strings":["BTU Cottbus-Senftenberg, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"BTU Cottbus-Senftenberg, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054173368","display_name":"Daniele Ielmini","orcid":"https://orcid.org/0000-0002-1853-1614"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Ielmini","raw_affiliation_strings":["Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Informazione e Bioingegneria (DEIB), Politecnico di Milano and IU.NET, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5007124999"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":2.6311,"has_fulltext":true,"cited_by_count":32,"citation_normalized_percentile":{"value":0.90109043,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.9041026830673218},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7896347641944885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.672612726688385},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6347686052322388},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6198625564575195},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5570018291473389},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5331591367721558},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5028047561645508},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3686888813972473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36360234022140503},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33991193771362305},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.326099157333374},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12435916066169739},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12399280071258545},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11384263634681702},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09532544016838074}],"concepts":[{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.9041026830673218},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7896347641944885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.672612726688385},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6347686052322388},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6198625564575195},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5570018291473389},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5331591367721558},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5028047561645508},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3686888813972473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36360234022140503},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33991193771362305},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.326099157333374},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12435916066169739},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12399280071258545},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11384263634681702},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09532544016838074},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/irps46558.2021.9405119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps46558.2021.9405119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},{"id":"pmh:oai:uvadoc.uva.es:10324/66068","is_oa":true,"landing_page_url":"https://uvadoc.uva.es/handle/10324/66068","pdf_url":"https://uvadoc.uva.es/bitstream/10324/66068/1/Optimized_programming_algorithms_for_multilevel_RRAM_in_hardware_neural_networks.pdf","source":{"id":"https://openalex.org/S4306401553","display_name":"UVaDOC UVaDOC University of Valladolid Documentary Repository (University of Valladolid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108103353","host_organization_name":"Universidad de Valladolid","host_organization_lineage":["https://openalex.org/I108103353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unife.it:11392/2472109","is_oa":false,"landing_page_url":"https://hdl.handle.net/11392/2472109","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:re.public.polimi.it:11311/1173657","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1173657","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:uvadoc.uva.es:10324/66068","is_oa":true,"landing_page_url":"https://uvadoc.uva.es/handle/10324/66068","pdf_url":"https://uvadoc.uva.es/bitstream/10324/66068/1/Optimized_programming_algorithms_for_multilevel_RRAM_in_hardware_neural_networks.pdf","source":{"id":"https://openalex.org/S4306401553","display_name":"UVaDOC UVaDOC University of Valladolid Documentary Repository (University of Valladolid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108103353","host_organization_name":"Universidad de Valladolid","host_organization_lineage":["https://openalex.org/I108103353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3157197680.pdf"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1695065985","https://openalex.org/W1937359183","https://openalex.org/W2039161462","https://openalex.org/W2100946869","https://openalex.org/W2101697736","https://openalex.org/W2112796928","https://openalex.org/W2129871911","https://openalex.org/W2294387582","https://openalex.org/W2307193480","https://openalex.org/W2565428989","https://openalex.org/W2593245696","https://openalex.org/W2613205562","https://openalex.org/W2775771159","https://openalex.org/W2777126322","https://openalex.org/W2785141883","https://openalex.org/W2803163155","https://openalex.org/W2805362231","https://openalex.org/W2807750997","https://openalex.org/W2919115771","https://openalex.org/W2964228333","https://openalex.org/W2970401101","https://openalex.org/W3013080934","https://openalex.org/W3028754834"],"related_works":["https://openalex.org/W2950475743","https://openalex.org/W4386603768","https://openalex.org/W2886711096","https://openalex.org/W4380078352","https://openalex.org/W3046591097","https://openalex.org/W2590796488","https://openalex.org/W4389249638","https://openalex.org/W2734358244","https://openalex.org/W4388700941","https://openalex.org/W3015200942"],"abstract_inverted_index":{"A":[0],"key":[1],"requirement":[2],"for":[3],"RRAM":[4],"in":[5,43,80],"neural":[6,70],"network":[7,71],"accelerators":[8],"with":[9,72],"a":[10,44,69],"large":[11],"number":[12],"of":[13,47],"synaptic":[14],"parameters":[15],"is":[16,21,65],"the":[17,59],"multilevel":[18,36],"programming.":[19],"This":[20],"hindered":[22],"by":[23],"resistance":[24,41],"imprecision":[25],"due":[26],"to":[27,39,67],"cycle-to-cycle":[28],"and":[29],"device-to-device":[30],"variations.":[31],"Here,":[32],"we":[33],"compare":[34],"two":[35],"programming":[37],"algorithms":[38,57],"minimize":[40],"variations":[42],"4-kbit":[45],"array":[46],"HfO":[48],"<sub":[49],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[50],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[51],"RRAM.":[52],"We":[53],"show":[54],"that":[55],"gate-based":[56],"have":[58],"highest":[60],"reliability.":[61],"The":[62],"optimized":[63],"scheme":[64],"used":[66],"implement":[68],"9-level":[73],"weights,":[74],"achieving":[75],"91.5%":[76],"(vs.":[77],"software":[78],"93.27%)":[79],"MNIST":[81],"recognition.":[82]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":10}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2021-05-10T00:00:00"}