{"id":"https://openalex.org/W3040226842","doi":"https://doi.org/10.1109/irps45951.2020.9129338","title":"Gate-Oxide Trapping Enabled Synaptic Logic Transistor","display_name":"Gate-Oxide Trapping Enabled Synaptic Logic Transistor","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3040226842","doi":"https://doi.org/10.1109/irps45951.2020.9129338","mag":"3040226842"},"language":"en","primary_location":{"id":"doi:10.1109/irps45951.2020.9129338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps45951.2020.9129338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101867027","display_name":"Xin Ju","orcid":"https://orcid.org/0000-0003-2742-3719"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"X. Ju","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003039060","display_name":"D. S. Ang","orcid":"https://orcid.org/0000-0002-8139-1984"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"D. S. Ang","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05797524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9611796140670776},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6401981115341187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.629523754119873},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.534715473651886},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5282948017120361},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.43708518147468567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42452430725097656},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4216476380825043},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3964323103427887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35169869661331177},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31239092350006104},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.298434853553772},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2504146099090576},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23920926451683044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18755170702934265},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17600604891777039},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09606420993804932},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07810086011886597}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9611796140670776},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6401981115341187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.629523754119873},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.534715473651886},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5282948017120361},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.43708518147468567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42452430725097656},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4216476380825043},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3964323103427887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35169869661331177},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31239092350006104},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.298434853553772},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2504146099090576},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23920926451683044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18755170702934265},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17600604891777039},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09606420993804932},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07810086011886597},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps45951.2020.9129338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps45951.2020.9129338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W1603308132","https://openalex.org/W1859589136","https://openalex.org/W1972183007","https://openalex.org/W1974749182","https://openalex.org/W1975072631","https://openalex.org/W1976342705","https://openalex.org/W1982785464","https://openalex.org/W1990058907","https://openalex.org/W2000747118","https://openalex.org/W2016922062","https://openalex.org/W2051047936","https://openalex.org/W2063224843","https://openalex.org/W2064814573","https://openalex.org/W2069562046","https://openalex.org/W2092268242","https://openalex.org/W2114665523","https://openalex.org/W2140390681","https://openalex.org/W2142133539","https://openalex.org/W2147101007","https://openalex.org/W2154333179","https://openalex.org/W2156640153","https://openalex.org/W2526646482","https://openalex.org/W2541671332","https://openalex.org/W2589491476","https://openalex.org/W2792604105","https://openalex.org/W2792622388","https://openalex.org/W2836219189","https://openalex.org/W2912035255","https://openalex.org/W2914390234","https://openalex.org/W2949279952","https://openalex.org/W2953746659","https://openalex.org/W2963385418","https://openalex.org/W6644443600","https://openalex.org/W6727827764","https://openalex.org/W6765597445","https://openalex.org/W6983692878"],"related_works":["https://openalex.org/W3031505884","https://openalex.org/W2951049725","https://openalex.org/W4285308918","https://openalex.org/W2971712727","https://openalex.org/W4387459935","https://openalex.org/W2908450434","https://openalex.org/W3193008624","https://openalex.org/W4382561696","https://openalex.org/W2581119583","https://openalex.org/W3015991694"],"abstract_inverted_index":{"Brain-inspired":[0],"neuromorphic":[1,38,102],"systems":[2],"have":[3],"attracted":[4],"much":[5],"attention":[6],"as":[7],"a":[8,27,36,52,73,90,97],"new":[9],"computing":[10],"paradigm":[11],"for":[12],"energy-efficient":[13],"computation":[14],"by":[15,63,81],"enabling":[16],"massive":[17],"parallelism":[18],"in":[19,47],"artificial":[20,30],"neural":[21],"networks.":[22],"The":[23],"successful":[24],"realization":[25],"of":[26,51],"large-scale":[28],"manufacturable":[29],"synapse":[31],"holds":[32],"the":[33,48,86],"key":[34],"to":[35],"full-fledged":[37],"hardware":[39],"application.":[40],"This":[41],"work":[42],"reveals":[43],"basic":[44],"synaptic-like":[45],"responses":[46],"output":[49],"characteristics":[50],"normal":[53],"logic":[54,92],"CMOS":[55],"transistor":[56,88,93],"(with":[57],"EOT":[58],"<;":[59],"2":[60],"nm),":[61],"enabled":[62],"charge":[64],"trapping":[65],"dynamics":[66],"at":[67],"oxide":[68],"defects.":[69],"In":[70],"addition,":[71],"metaplasticity,":[72],"higher":[74],"order":[75],"synaptic":[76,91],"response,":[77],"is":[78],"also":[79],"observed":[80],"encoding":[82],"relative":[83],"timing.":[84],"Given":[85],"mature":[87],"technology,":[89],"may":[94],"potentially":[95],"offer":[96],"quicker":[98],"pathway":[99],"towards":[100],"commercial":[101],"systems.":[103]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}