{"id":"https://openalex.org/W2802048365","doi":"https://doi.org/10.1109/irps.2018.8353654","title":"Study of impact of BTI's local layout effect including recovery effect on various standard-cells in 10nm FinFET","display_name":"Study of impact of BTI's local layout effect including recovery effect on various standard-cells in 10nm FinFET","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2802048365","doi":"https://doi.org/10.1109/irps.2018.8353654","mag":"2802048365"},"language":"en","primary_location":{"id":"doi:10.1109/irps.2018.8353654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004949394","display_name":"Mitsuhiko Igarashi","orcid":"https://orcid.org/0000-0002-9350-0658"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Mitsuhiko Igarashi","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102314333","display_name":"Yuuki Uchida","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuuki Uchida","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000893005","display_name":"Yoshio Takazawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshio Takazawa","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043955916","display_name":"Koji Shibutani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Shibutani","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033615211","display_name":"Koji Nii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Design Platform Technology Department 1, Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004949394"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45986346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"P","last_page":"CR.1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6504876613616943},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6092808246612549},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5486952066421509},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5437108874320984},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.472507119178772},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4719010293483734},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.4590988755226135},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39960363507270813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32772839069366455},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2855414152145386},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27110958099365234},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1279141902923584},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.10957533121109009}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6504876613616943},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6092808246612549},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5486952066421509},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5437108874320984},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.472507119178772},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4719010293483734},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.4590988755226135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39960363507270813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32772839069366455},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2855414152145386},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27110958099365234},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1279141902923584},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.10957533121109009},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps.2018.8353654","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2289337535","https://openalex.org/W2396345169","https://openalex.org/W2620759605","https://openalex.org/W2621080140"],"related_works":["https://openalex.org/W2067317451","https://openalex.org/W2154771632","https://openalex.org/W4211085505","https://openalex.org/W3122478268","https://openalex.org/W2084758217","https://openalex.org/W408804804","https://openalex.org/W4231021675","https://openalex.org/W3086365953","https://openalex.org/W2125414987","https://openalex.org/W4236748610"],"abstract_inverted_index":{"This":[0,88],"paper":[1],"presents":[2],"an":[3],"analysis":[4,89],"methodology":[5],"of":[6,9,14,27,30,47,59],"the":[7],"impact":[8],"Local":[10],"Layout":[11],"Effect":[12],"(LLE)":[13],"bias":[15],"temperature":[16],"instability":[17],"(BTI)":[18],"on":[19,72,101],"logic":[20,102],"circuits":[21,103],"by":[22],"measuring":[23],"Ring-Oscillators":[24],"(RO)":[25],"consist":[26],"many":[28],"kinds":[29],"standard":[31,84],"cells":[32],"and":[33,61,68,79],"shows":[34],"its":[35,62],"measurement":[36],"result":[37],"in":[38],"a":[39],"10nm":[40],"FinFET":[41],"process.":[42],"The":[43,70],"measured":[44],"delay":[45],"degradations":[46],"all":[48],"ROs":[49],"are":[50],"well":[51],"correlated":[52],"with":[53],"estimated":[54],"one":[55],"without":[56],"considering":[57],"LLE":[58,71],"BTI":[60,73,99],"maximum":[63],"error":[64],"rates":[65],"is":[66,76,81],"-16%":[67],"+13%.":[69],"recovery":[74],"effect":[75],"also":[77],"evaluated":[78],"there":[80],"no":[82],"obvious":[83],"cell":[85],"type":[86],"dependency.":[87],"would":[90],"be":[91],"useful":[92],"for":[93,104],"more":[94],"accurate":[95],"guideline":[96],"to":[97],"design":[98],"guard-band":[100],"high":[105],"reliability":[106],"required":[107],"applications.":[108]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}