{"id":"https://openalex.org/W2800054291","doi":"https://doi.org/10.1109/irps.2018.8353652","title":"Transistor reliability characterization and modeling of the 22FFL FinFET technology","display_name":"Transistor reliability characterization and modeling of the 22FFL FinFET technology","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2800054291","doi":"https://doi.org/10.1109/irps.2018.8353652","mag":"2800054291"},"language":"en","primary_location":{"id":"doi:10.1109/irps.2018.8353652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002170896","display_name":"Cheng\u2010Yong Su","orcid":"https://orcid.org/0000-0003-3604-7858"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C.-Y. Su","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049261167","display_name":"M Armstrong","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Armstrong","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089379689","display_name":"Lei Jiang","orcid":"https://orcid.org/0000-0003-4579-728X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Jiang","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101788564","display_name":"Santhosh Kumar","orcid":"https://orcid.org/0000-0001-5720-3042"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. A. Kumar","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034586962","display_name":"Colin Landon","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. D. Landon","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041821764","display_name":"S. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Liu","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058069344","display_name":"Inanc Meric","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I. Meric","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037260","display_name":"K. W. Park","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. W. Park","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021827651","display_name":"L. Paulson","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Paulson","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057540686","display_name":"K. Phoa","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Phoa","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019361226","display_name":"B. Sell","orcid":"https://orcid.org/0000-0001-6059-5729"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Sell","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005213443","display_name":"Jihan Standfest","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Standfest","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083178950","display_name":"Ketul B. Sutaria","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. B. Sutaria","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027188334","display_name":"Jinbo Wan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Wan","raw_affiliation_strings":["Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland Technology Development Intel Corp., Hillsboro, Oregon, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033187578","display_name":"D. Young","orcid":"https://orcid.org/0000-0001-9912-2320"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Young","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027832758","display_name":"S. Ramey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Ramey","raw_affiliation_strings":["Logic Technology Development Quality and Reliability"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":16,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1784,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79773922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"6F.8","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7841529846191406},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6065801382064819},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5662436485290527},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5532917380332947},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5009984970092773},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4981405735015869},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45361024141311646},{"id":"https://openalex.org/keywords/time-dependent-gate-oxide-breakdown","display_name":"Time-dependent gate oxide breakdown","score":0.41835203766822815},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3729638457298279},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31973445415496826},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3006565570831299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29088228940963745},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.08668920397758484}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7841529846191406},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6065801382064819},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5662436485290527},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5532917380332947},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5009984970092773},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4981405735015869},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45361024141311646},{"id":"https://openalex.org/C152909973","wikidata":"https://www.wikidata.org/wiki/Q7804816","display_name":"Time-dependent gate oxide breakdown","level":5,"score":0.41835203766822815},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3729638457298279},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31973445415496826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3006565570831299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29088228940963745},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.08668920397758484},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps.2018.8353652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1488749315","https://openalex.org/W1533965610","https://openalex.org/W1965229716","https://openalex.org/W1997822389","https://openalex.org/W2050540090","https://openalex.org/W2072607061","https://openalex.org/W2086601322","https://openalex.org/W2149595308","https://openalex.org/W2162517322","https://openalex.org/W2786278916","https://openalex.org/W6629258623","https://openalex.org/W6631895641"],"related_works":["https://openalex.org/W2099624314","https://openalex.org/W2392567938","https://openalex.org/W2378211422","https://openalex.org/W2106473374","https://openalex.org/W4321353415","https://openalex.org/W2745001401","https://openalex.org/W2311850564","https://openalex.org/W2130974462","https://openalex.org/W2108489988","https://openalex.org/W2028665553"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,40,43,59],"transistor":[4],"reliability":[5,62],"of":[6,16,30],"Intel's":[7],"22FFL":[8],"FinFET":[9],"technology,":[10],"which":[11],"includes":[12],"an":[13],"extensive":[14],"variety":[15],"device":[17],"offerings":[18],"to":[19,38,57,70,74],"enable":[20],"high":[21],"performance":[22],"and":[23,34,49,80],"low":[24],"power":[25],"design":[26],"options.":[27],"Detailed":[28],"evaluations":[29],"BTI,":[31],"TDDB,":[32],"self-heating,":[33],"HCI":[35],"are":[36,55,68],"included":[37,56],"demonstrate":[39],"impact":[41],"from":[42],"various":[44],"device's":[45],"pitch,":[46],"channel":[47],"length,":[48],"threshold":[50],"voltage.":[51],"Process":[52],"integration":[53],"details":[54],"highlight":[58],"interaction":[60],"with":[61],"mechanisms.":[63],"In":[64],"addition,":[65],"modeling":[66],"results":[67],"shown":[69],"be":[71],"well":[72],"matched":[73],"silicon":[75],"on":[76],"both":[77],"discrete":[78],"devices":[79],"benchmark":[81],"circuits.":[82]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}