{"id":"https://openalex.org/W2801616556","doi":"https://doi.org/10.1109/irps.2018.8353631","title":"A new mechanism of signal path charging damage across separated power domain deep N-Well interface","display_name":"A new mechanism of signal path charging damage across separated power domain deep N-Well interface","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2801616556","doi":"https://doi.org/10.1109/irps.2018.8353631","mag":"2801616556"},"language":"en","primary_location":{"id":"doi:10.1109/irps.2018.8353631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110975541","display_name":"Yu-Lin Chu","orcid":"https://orcid.org/0009-0000-7250-7976"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Lin Chu","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090291177","display_name":"Hsi-Yu Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsi-Yu Kuo","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104706977","display_name":"Sheng\u2010Fu Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sheng-Fu Hsu","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113407272","display_name":"Yung-Sheng Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Sheng Tsai","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081369783","display_name":"Mingyi Wang","orcid":"https://orcid.org/0000-0002-6562-4530"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Yi Wang","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026447840","display_name":"Chuan-Li Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chuan-Li Chang","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058405392","display_name":"Bill Kiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bill Kiang","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102319610","display_name":"Kenneth Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kenneth Wu","raw_affiliation_strings":["Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quality & Reliability, TSMC Ltd., Taiwan, Hsinchu, R. O. C","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5110975541"],"corresponding_institution_ids":["https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":0.2618,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.56157308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"6C.5","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9270039796829224},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7797223925590515},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.5864074230194092},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5697874426841736},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5392571687698364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4743562936782837},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42419975996017456},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3776662051677704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3757409453392029},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2792659401893616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2740190625190735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2722884714603424},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10155215859413147}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9270039796829224},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7797223925590515},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.5864074230194092},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5697874426841736},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5392571687698364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4743562936782837},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42419975996017456},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3776662051677704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3757409453392029},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2792659401893616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2740190625190735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2722884714603424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10155215859413147},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps.2018.8353631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2018.8353631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1655511996","https://openalex.org/W2067541202","https://openalex.org/W2092851441","https://openalex.org/W2114616464","https://openalex.org/W2116299747","https://openalex.org/W2159745883","https://openalex.org/W2621293650","https://openalex.org/W6636934870"],"related_works":["https://openalex.org/W2006330903","https://openalex.org/W2147978085","https://openalex.org/W2082944690","https://openalex.org/W4226016470","https://openalex.org/W3136856580","https://openalex.org/W2896864107","https://openalex.org/W2142481737","https://openalex.org/W2566022972","https://openalex.org/W2736916947","https://openalex.org/W1999014783"],"abstract_inverted_index":{"In":[0],"this":[1,99],"paper,":[2],"a":[3,14,84],"new":[4,100],"mechanism":[5,29,74,101],"of":[6,66,102],"signal":[7],"path":[8],"charging":[9,103],"damage":[10,28,33,51,73],"is":[11,30,48,75],"observed":[12],"across":[13],"separated":[15],"power":[16],"domain":[17],"interface":[18],"from":[19,36],"the":[20,32,37,55,72],"non-DNW":[21,40],"(Deep":[22],"N-Well)":[23],"to":[24,39,97],"DNW":[25,35,38,56],"region.":[26],"This":[27],"unlike":[31],"outside":[34],"region":[41],"unveiled":[42],"in":[43,83],"our":[44],"previous":[45],"work.":[46],"It":[47],"found":[49],"that":[50],"takes":[52],"place":[53],"inside":[54],"and":[57,60,77],"both":[58],"NMOS":[59,67],"PMOS":[61],"transistors":[62],"are":[63,95],"impacted":[64],"instead":[65],"only.":[68],"A":[69],"model":[70],"for":[71],"proposed":[76,96],"verified":[78],"comprehensively":[79],"using":[80],"test":[81],"patterns":[82],"40nm":[85],"logic":[86],"process":[87],"combined":[88],"with":[89],"SPICE":[90],"simulations.":[91],"Several":[92],"protection":[93],"schemes":[94],"avoid":[98],"damage.":[104]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-08T15:41:06.802602","created_date":"2025-10-10T00:00:00"}