{"id":"https://openalex.org/W1553457298","doi":"https://doi.org/10.1109/irps.2015.7112754","title":"Package induced stress impact on transistor performance for ultra-thin SoC","display_name":"Package induced stress impact on transistor performance for ultra-thin SoC","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1553457298","doi":"https://doi.org/10.1109/irps.2015.7112754","mag":"1553457298"},"language":"en","primary_location":{"id":"doi:10.1109/irps.2015.7112754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2015.7112754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Reliability Physics Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070732010","display_name":"Enamul Kabir","orcid":"https://orcid.org/0000-0002-6157-2753"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Md. Enamul Kabir","raw_affiliation_strings":["Technology Development Quality and Reliability","Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"Technology Development Quality and Reliability","institution_ids":[]},{"raw_affiliation_string":"Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103398178","display_name":"Dave Young","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dave Young","raw_affiliation_strings":["Technology Development Quality and Reliability","Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"Technology Development Quality and Reliability","institution_ids":[]},{"raw_affiliation_string":"Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013765376","display_name":"Bahattin Kilic","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bahattin Kilic","raw_affiliation_strings":["Design Technology Solutions","Design Technology Solutions, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"Design Technology Solutions","institution_ids":[]},{"raw_affiliation_string":"Design Technology Solutions, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028303481","display_name":"Ioan Sauciuc","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioan Sauciuc","raw_affiliation_strings":["Product Quality and Reliability","Product Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"Product Quality and Reliability","institution_ids":[]},{"raw_affiliation_string":"Product Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090909776","display_name":"Carl Sapp","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sapp","raw_affiliation_strings":["System Validation and Enable Group, Intel Corporation, Hillsboro, Chandler, Columbia, OR, SC, AZ","System Validation and Enable Group, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"System Validation and Enable Group, Intel Corporation, Hillsboro, Chandler, Columbia, OR, SC, AZ","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"System Validation and Enable Group, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034441043","display_name":"G. Leatherman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gerald S. Leatherman","raw_affiliation_strings":["Intel Corp, Santa Clara, CA, US","Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC"],"affiliations":[{"raw_affiliation_string":"Intel Corp, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, Chandler, AZ & Columbia, SC","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5070732010"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55920649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5C.6.1","last_page":"5C.6.5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8613348007202148},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7139659523963928},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6662930250167847},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6580169200897217},{"id":"https://openalex.org/keywords/ball-grid-array","display_name":"Ball grid array","score":0.5819073915481567},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4988107681274414},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.347634881734848},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.34720224142074585},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33184802532196045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2571128010749817},{"id":"https://openalex.org/keywords/soldering","display_name":"Soldering","score":0.24223104119300842},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.1601850688457489},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09648782014846802},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.05867287516593933}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8613348007202148},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7139659523963928},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6662930250167847},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6580169200897217},{"id":"https://openalex.org/C94709252","wikidata":"https://www.wikidata.org/wiki/Q570628","display_name":"Ball grid array","level":3,"score":0.5819073915481567},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4988107681274414},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.347634881734848},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.34720224142074585},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33184802532196045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2571128010749817},{"id":"https://openalex.org/C50296614","wikidata":"https://www.wikidata.org/wiki/Q211387","display_name":"Soldering","level":2,"score":0.24223104119300842},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.1601850688457489},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09648782014846802},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.05867287516593933}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps.2015.7112754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps.2015.7112754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Reliability Physics Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2339836056","https://openalex.org/W1811213809","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2006330903"],"abstract_inverted_index":{"Integrated":[0],"Circuits":[1],"continuously":[2],"scale":[3],"including":[4],"die":[5,17,43,99,108],"thicknesses":[6],"to":[7,24,56],"achieve":[8],"lower":[9],"total":[10],"z-height.":[11],"As":[12],"has":[13],"been":[14],"previously":[15],"reported,":[16],"thinning":[18],"can":[19],"impact":[20,36,106,136],"transistor":[21,58,113,134],"performance":[22,41,59,135],"due":[23],"mechanical":[25],"stresses":[26],"generated":[27],"by":[28],"the":[29,35,38,112,122,130],"package.":[30],"This":[31],"paper":[32],"is":[33,117],"investigating":[34],"on":[37,111],"tri-gate":[39],"transistors":[40],"for":[42],"thickness":[44,110],"below":[45],"100\u03bcm":[46],"through":[47],"BGA":[48],"solder":[49],"board":[50,70],"attach.":[51],"Ring":[52],"oscillators":[53],"are":[54,77],"used":[55],"assess":[57],"with":[60,96,102],"frequency":[61],"data":[62],"collected":[63],"at":[64],"wafer":[65],"level,":[66],"packaged":[67],"unit,":[68],"and":[69,74,120,137],"mounted":[71],"levels.":[72],"PMOS":[73,87],"NMOS":[75,92],"effects":[76],"extracted":[78],"independently":[79],"using":[80],"appropriately":[81],"weighted":[82],"oscillators.":[83],"Results":[84],"show":[85],"that":[86],"drive":[88,93],"current":[89,94,115],"increases":[90],"while":[91],"decreases":[95],"reductions":[97],"in":[98,128],"thickness,":[100],"consistent":[101],"FEA":[103],"modeling.":[104],"The":[105],"of":[107,124],"over-mold":[109],"saturation":[114],"shifts":[116],"also":[118],"included":[119],"demonstrates":[121],"importance":[123],"considering":[125],"such":[126,140],"factors":[127],"establishing":[129],"correct":[131],"balance":[132],"between":[133],"other":[138],"characteristics":[139],"as":[141],"package":[142],"warpage.":[143]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}