{"id":"https://openalex.org/W4289827678","doi":"https://doi.org/10.1109/ipdpsw55747.2022.00029","title":"ReconOS<sup>64</sup>: A Hardware Operating System for Modern Platform FPGAs with 64-Bit Support","display_name":"ReconOS<sup>64</sup>: A Hardware Operating System for Modern Platform FPGAs with 64-Bit Support","publication_year":2022,"publication_date":"2022-05-01","ids":{"openalex":"https://openalex.org/W4289827678","doi":"https://doi.org/10.1109/ipdpsw55747.2022.00029"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw55747.2022.00029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw55747.2022.00029","pdf_url":null,"source":{"id":"https://openalex.org/S4363605440","display_name":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085133250","display_name":"Lennart Clausing","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lennart Clausing","raw_affiliation_strings":["Paderborn University,Department of Computer Science,Paderborn,Germany","Department of Computer Science, Paderborn University, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn University,Department of Computer Science,Paderborn,Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["Paderborn University,Department of Computer Science,Paderborn,Germany","Department of Computer Science, Paderborn University, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn University,Department of Computer Science,Paderborn,Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Department of Computer Science, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7875919342041016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7455462217330933},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6318590044975281},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5661963224411011},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49472710490226746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.48733004927635193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4586370885372162},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.41775065660476685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38776594400405884}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7875919342041016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7455462217330933},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6318590044975281},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5661963224411011},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49472710490226746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.48733004927635193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4586370885372162},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.41775065660476685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38776594400405884}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdpsw55747.2022.00029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw55747.2022.00029","pdf_url":null,"source":{"id":"https://openalex.org/S4363605440","display_name":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5457134835","display_name":null,"funder_award_id":"GZ: SFB 901/3","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2127430515"],"abstract_inverted_index":{"Reconfigurable":[0],"hardware":[1,8,15,110,132],"operating":[2,53,111,125],"systems":[3],"provide":[4],"software-like":[5],"abstractions":[6,12,31],"for":[7,36,55,115,131],"accelerators.":[9],"In":[10,40,82],"particu-lar":[11],"that":[13,75,98],"view":[14],"accelerators":[16],"as":[17],"threads":[18],"and":[19,64,68,128],"integrate":[20],"them":[21],"into":[22],"a":[23,50,71,89],"multi-threaded":[24],"environment":[25],"have":[26],"received":[27],"popularity.":[28],"However,":[29],"such":[30],"are":[32],"not":[33,105],"yet":[34],"available":[35,114],"latest":[37],"platform":[38,58,117],"FPGAs.":[39,59],"this":[41],"paper,":[42],"we":[43,84],"present":[44],"ReconOS":[45,93],"<sup":[46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">64</sup>":[48],",":[49],"reconfigurable":[51],"hard-ware":[52],"system":[54,112,126],"64-Bit":[56],"modern":[57,116],"We":[60],"discuss":[61],"the":[62,65,77,80,86,99,122],"architecture":[63],"build":[66],"flow":[67],"report":[69],"on":[70],"number":[72],"of":[73,79,124],"experiments":[74],"evaluate":[76],"performance":[78,87,123],"system.":[81,94],"particular,":[83],"compare":[85],"to":[88,108],"previous,":[90],"32-":[91],"Bit":[92,103],"The":[95],"evaluation":[96],"shows":[97],"step":[100],"towards":[101],"64-":[102],"is":[104],"only":[106],"necessary":[107],"make":[109],"support":[113],"FPGAs,":[118],"but":[119],"also":[120],"improves":[121],"calls":[127],"memory":[129],"accesses":[130],"threads.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}