{"id":"https://openalex.org/W2131467331","doi":"https://doi.org/10.1109/ipdpsw.2010.5470812","title":"Analyzing the trade-off between multiple memory controllers and memory channels on multi-core processor performance","display_name":"Analyzing the trade-off between multiple memory controllers and memory channels on multi-core processor performance","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2131467331","doi":"https://doi.org/10.1109/ipdpsw.2010.5470812","mag":"2131467331"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008026936","display_name":"Jos\u00e9 Carlos Sancho","orcid":"https://orcid.org/0000-0002-6917-9155"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jose Carlos Sancho","raw_affiliation_strings":["Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#","institution_ids":["https://openalex.org/I1343871089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078475557","display_name":"Michael Lang","orcid":"https://orcid.org/0000-0002-3498-6352"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Lang","raw_affiliation_strings":["Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#","institution_ids":["https://openalex.org/I1343871089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064935199","display_name":"Darren J. Kerbyson","orcid":null},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darren J. Kerbyson","raw_affiliation_strings":["Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Performance and Architecture Laboratory, Computer Science of HPC, Los Alamos National Laboratory, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Performance and Architecture Laboratory (PAL), Computer Science for HPC (CCS-1), Los Alamos National Laboratory, NM 87545, USA#TAB#","institution_ids":["https://openalex.org/I1343871089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008026936"],"corresponding_institution_ids":["https://openalex.org/I1343871089"],"apc_list":null,"apc_paid":null,"fwci":1.0108,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78643847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8318976163864136},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537685632705688},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6048122644424438},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5879796147346497},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5862603187561035},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5376213192939758},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5194187164306641},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.47962507605552673},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47921425104141235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4631732106208801},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43790799379348755},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4362871050834656},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42501527070999146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3804813027381897},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3345310688018799},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32381534576416016}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8318976163864136},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537685632705688},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6048122644424438},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5879796147346497},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5862603187561035},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5376213192939758},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5194187164306641},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.47962507605552673},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47921425104141235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4631732106208801},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43790799379348755},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4362871050834656},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42501527070999146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3804813027381897},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3345310688018799},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32381534576416016},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.4554","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.4554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.c3.lanl.gov/pal/publications/papers/jcsancho2010:memchan.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4000000059604645}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W629104452","https://openalex.org/W1983096721","https://openalex.org/W2033263927","https://openalex.org/W2048075797","https://openalex.org/W2114421447","https://openalex.org/W2114921633","https://openalex.org/W2533204039","https://openalex.org/W3046179202","https://openalex.org/W3148484433","https://openalex.org/W4252094303","https://openalex.org/W4292169167","https://openalex.org/W6695275532","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W2155373950","https://openalex.org/W4243618206","https://openalex.org/W2587873888","https://openalex.org/W2138825797","https://openalex.org/W3029446734","https://openalex.org/W773491645","https://openalex.org/W1993089791","https://openalex.org/W1979982061"],"abstract_inverted_index":{"The":[0,22],"increasing":[1,108,130],"core-count":[2],"on":[3,49,78],"current":[4,23,80],"and":[5,69,88],"future":[6],"processors":[7],"is":[8,25,103],"posing":[9],"critical":[10],"challenges":[11],"to":[12,16,26,34,136,156],"the":[13,28,35,44,50,59,70,109,131,140,159],"memory":[14,20,31,37,64,67,74,112,115,134,143,164,176],"subsystem":[15],"efficiently":[17,127],"handle":[18],"concurrent":[19],"requests.":[21],"trend":[24],"increase":[27],"number":[29,110,141],"of":[30,46,52,72,97,111,133,142,161],"channels":[32,65,113,137,144],"available":[33],"processor's":[36],"controller.":[38,116],"In":[39,117],"this":[40,47,122,153],"paper":[41],"we":[42,57,119],"investigate":[43],"effectiveness":[45],"approach":[48],"performance":[51,123,147],"parallel":[53],"scientific":[54],"applications.":[55],"Specifically,":[56],"explore":[58],"trade-off":[60],"between":[61],"employing":[62],"multiple":[63,73],"per":[66,114],"controller":[68,173],"use":[71],"controllers.":[75],"Experiments":[76],"conducted":[77],"two":[79,163,175],"state-of-the-art":[81],"multicore":[82],"processors,":[83],"a":[84,89,94,104],"6-core":[85],"AMD":[86],"Istanbul":[87],"4-core":[90],"Intel":[91],"Nehalem-EP,":[92],"for":[93],"wide":[95],"range":[96],"production":[98],"applications":[99],"shows":[100],"that":[101,121],"there":[102],"diminishing":[105],"return":[106],"when":[107],"addition,":[118],"show":[120],"degradation":[124],"can":[125,149],"be":[126,150],"addressed":[128],"by":[129],"ratio":[132],"controllers":[135,165],"while":[138],"keeping":[139],"constant.":[145],"Significant":[146],"improvements":[148],"achieved":[151],"in":[152,158],"scheme,":[154],"up":[155],"28%,":[157],"case":[160],"using":[162],"each":[166],"with":[167,171,174],"one":[168,172],"channel":[169],"compared":[170],"channels.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}