{"id":"https://openalex.org/W2157533341","doi":"https://doi.org/10.1109/ipdpsw.2010.5470769","title":"A framework for FPGA functional units in high performance computing","display_name":"A framework for FPGA functional units in high performance computing","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2157533341","doi":"https://doi.org/10.1109/ipdpsw.2010.5470769","mag":"2157533341"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016852329","display_name":"Andreas Koltes","orcid":null},"institutions":[{"id":"https://openalex.org/I186354981","display_name":"University of Passau","ror":"https://ror.org/05ydjnb78","country_code":"DE","type":"education","lineage":["https://openalex.org/I186354981"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koltes","raw_affiliation_strings":["Department of Informatics and Mathematics, University of Passau, Passau, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Mathematics, University of Passau, Passau, Germany","institution_ids":["https://openalex.org/I186354981"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103425234","display_name":"John T. O\u2019Donnell","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John T. O'Donnell","raw_affiliation_strings":["Department of Computing Science, University of Glasgow, Glasgow, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing Science, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18141264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8662525415420532},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.7180535197257996},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5971055626869202},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5913296341896057},{"id":"https://openalex.org/keywords/stateless-protocol","display_name":"Stateless protocol","score":0.5000302791595459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49814391136169434},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.48107051849365234},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.431867778301239},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42801859974861145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4168214499950409},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.41216617822647095},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3561210036277771},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16903439164161682},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.140701562166214}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8662525415420532},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.7180535197257996},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5971055626869202},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5913296341896057},{"id":"https://openalex.org/C103613024","wikidata":"https://www.wikidata.org/wiki/Q230924","display_name":"Stateless protocol","level":3,"score":0.5000302791595459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49814391136169434},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.48107051849365234},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.431867778301239},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42801859974861145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4168214499950409},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.41216617822647095},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3561210036277771},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16903439164161682},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.140701562166214},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.gla.ac.uk:43727","is_oa":false,"landing_page_url":"http://eprints.gla.ac.uk/view/author/7099.html>","pdf_url":null,"source":{"id":"https://openalex.org/S4210235606","display_name":"ENLIGHTEN (Jurnal Bimbingan dan Konseling Islam)","issn_l":"2622-8912","issn":["2622-8912","2622-8920"],"is_oa":false,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W90462281","https://openalex.org/W2028922196","https://openalex.org/W2107923684","https://openalex.org/W2115294662","https://openalex.org/W2148911285","https://openalex.org/W2163916557","https://openalex.org/W2168244800","https://openalex.org/W2169601811","https://openalex.org/W4237704124","https://openalex.org/W6603627280","https://openalex.org/W6682223283"],"related_works":["https://openalex.org/W2035312053","https://openalex.org/W2908539414","https://openalex.org/W112987992","https://openalex.org/W4246017188","https://openalex.org/W2234619324","https://openalex.org/W4298846198","https://openalex.org/W358240276","https://openalex.org/W17249245","https://openalex.org/W2398270998","https://openalex.org/W2744220011"],"abstract_inverted_index":{"FPGAs":[0],"make":[1,37],"it":[2,139],"practical":[3],"to":[4,73,80,114],"speed":[5],"up":[6],"a":[7,49,53,70,86,99,128,132,157,169],"program":[8],"by":[9,52,110],"defining":[10],"hardware":[11,62],"functional":[12,82,119,148,163],"units":[13,120],"that":[14,58,88,106,172],"perform":[15],"calculations":[16],"faster":[17],"than":[18],"can":[19,107],"be":[20,108],"achieved":[21],"in":[22,63,104],"software.":[23],"Specialised":[24],"digital":[25],"circuits":[26],"avoid":[27],"the":[28,39,43,74,77,81,90,111,115,118,122,141,154,166],"overhead":[29],"of":[30,33,42,92,98,117,143,156,159,168],"executing":[31],"sequences":[32],"instructions,":[34],"and":[35,76,121,131,138,146,165],"they":[36],"available":[38],"massive":[40],"parallelism":[41],"components.":[44],"The":[45,95,125],"FPGA":[46],"operates":[47],"as":[48],"coprocessor":[50],"controlled":[51],"conventional":[54],"computer.":[55],"An":[56],"application":[57],"combines":[59],"software":[60],"with":[61],"this":[64],"way":[65],"needs":[66,116],"an":[67],"interface":[68],"between":[69],"communications":[71],"port":[72],"processor":[75],"signals":[78],"connected":[79],"units.":[83,149],"We":[84],"present":[85],"framework":[87,96],"supports":[89,140],"design":[91,142],"such":[93],"systems.":[94],"consists":[97],"generic":[100],"controller":[101,126],"circuit":[102,174],"defined":[103],"VHDL":[105],"configured":[109],"user":[112],"according":[113],"I/O":[123],"channel.":[124],"contains":[127],"register":[129,135],"file":[130],"pipelined":[133],"programmable":[134],"transfer":[136],"machine,":[137],"both":[144],"stateless":[145,161],"stateful":[147,170],"Two":[150],"examples":[151],"are":[152],"described:":[153],"implementation":[155,167],"set":[158],"basic":[160],"arithmetic":[162],"units,":[164],"algorithm":[171],"exploits":[173],"parallelism.":[175]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}