{"id":"https://openalex.org/W2139245611","doi":"https://doi.org/10.1109/ipdpsw.2010.5470757","title":"Prototype for a large-scale static timing analyzer running on an IBM Blue Gene","display_name":"Prototype for a large-scale static timing analyzer running on an IBM Blue Gene","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2139245611","doi":"https://doi.org/10.1109/ipdpsw.2010.5470757","mag":"2139245611"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002982475","display_name":"Akintayo Holder","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Akintayo Holder","raw_affiliation_strings":["Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","Computer Science Department, Rensselaer Polytechnic Institute, Troy, New York, 12180, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Computer Science Department, Rensselaer Polytechnic Institute, Troy, New York, 12180, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061545857","display_name":"Christopher D. Carothers","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher D. Carothers","raw_affiliation_strings":["Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","Computer Science Department, Rensselaer Polytechnic Institute, Troy, New York, 12180, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Computer Science Department, Rensselaer Polytechnic Institute, Troy, New York, 12180, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024654349","display_name":"Kerim Kalafala","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kerim Kalafala","raw_affiliation_strings":["IBM, Corporation, Fishkill, NY, USA","IBM Microelectronics, IBM Corporation, Fishkill, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Fishkill, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Microelectronics, IBM Corporation, Fishkill, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002982475"],"corresponding_institution_ids":["https://openalex.org/I165799507"],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65574438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9575257301330566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8090152740478516},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7229617238044739},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6869974732398987},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6053662300109863},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.5257856845855713},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5101954936981201},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.43909427523612976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18093791604042053},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14125603437423706}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9575257301330566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8090152740478516},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7229617238044739},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6869974732398987},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6053662300109863},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5257856845855713},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5101954936981201},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.43909427523612976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18093791604042053},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14125603437423706},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W31923072","https://openalex.org/W44425751","https://openalex.org/W600310561","https://openalex.org/W1484955092","https://openalex.org/W1505875810","https://openalex.org/W1518236483","https://openalex.org/W1575350781","https://openalex.org/W1964995055","https://openalex.org/W1967709031","https://openalex.org/W1971952282","https://openalex.org/W2041491895","https://openalex.org/W2049889899","https://openalex.org/W2059778538","https://openalex.org/W2061388644","https://openalex.org/W2065589938","https://openalex.org/W2086122092","https://openalex.org/W2095982184","https://openalex.org/W2100636574","https://openalex.org/W2115047803","https://openalex.org/W2120970098","https://openalex.org/W2135742364","https://openalex.org/W2138086100","https://openalex.org/W2148023570","https://openalex.org/W2152106717","https://openalex.org/W2159284613","https://openalex.org/W2162557036","https://openalex.org/W2254169254","https://openalex.org/W2296636214","https://openalex.org/W2299369555","https://openalex.org/W2793366120","https://openalex.org/W3141440412","https://openalex.org/W4232225775","https://openalex.org/W4240190739","https://openalex.org/W4247494086","https://openalex.org/W4251719719","https://openalex.org/W4252947404","https://openalex.org/W6630528552","https://openalex.org/W6631122486","https://openalex.org/W6683993923","https://openalex.org/W6697507863","https://openalex.org/W6749921928","https://openalex.org/W7000024723"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2891987081","https://openalex.org/W2251285835","https://openalex.org/W1966837078"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3,105,121,141,158],"parallelization":[4],"of":[5,17,33,38,51,101,111,147],"the":[6,26,46,60,97,129,145,152,159],"classic":[7],"static":[8],"timing":[9,15],"analysis":[10],"(STA)":[11],"algorithm":[12,98,130],"for":[13,73,88],"verifying":[14],"characteristics":[16],"digital":[18],"integrated":[19],"circuits.":[20],"Given":[21],"ever-increasing":[22],"circuit":[23],"complexities,":[24],"including":[25],"need":[27],"to":[28,45,59],"analyze":[29],"circuits":[30],"with":[31,41],"billions":[32],"transistors,":[34],"across":[35],"potentially":[36],"thousands":[37],"process":[39],"corners,":[40],"accuracy":[42],"tolerances":[43],"down":[44],"picosecond":[47],"range,":[48],"sequential":[49],"execution":[50],"STA":[52,75,157],"algorithms":[53],"is":[54,83,118,151],"quickly":[55],"becoming":[56],"a":[57,89,109],"bottleneck":[58],"overall":[61],"chip":[62],"design":[63],"closure":[64],"process.":[65],"A":[66],"message":[67],"passing":[68],"based":[69],"parallel":[70],"processing":[71],"technique":[72],"performing":[74],"leveraging":[76],"an":[77,125],"IBM":[78,160],"Blue":[79,161],"Gene/L":[80],"supercomputing":[81],"platform":[82],"presented.":[84],"Results":[85],"are":[86],"collected":[87],"small":[90],"industrial":[91],"65":[92],"nm":[93],"benchmarking":[94],"design,":[95],"where":[96],"demonstrates":[99],"speedup":[100,117,137],"nearly":[102],"39":[103],"times":[104,113,133,136],"64":[106],"processors":[107],"and":[108],"peak":[110],"119":[112],"(without":[114],"partitioning":[115,139],"costs,":[116],"263":[119],"times)":[120],"1024":[122,142],"processors.":[123,143],"With":[124],"idealized":[126],"synthetic":[127],"circuit,":[128],"demonstrated":[131],"259":[132],"speedup,":[134],"925":[135],"without":[138],"overhead,":[140],"To":[144],"best":[146],"our":[148],"knowledge,":[149],"this":[150],"first":[153],"result":[154],"demonstrating":[155],"scalable":[156],"Gene.":[162]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}