{"id":"https://openalex.org/W2051217911","doi":"https://doi.org/10.1109/ipdpsw.2010.5470751","title":"Memory architecture template for Fast Block Matching algorithms on FPGAs","display_name":"Memory architecture template for Fast Block Matching algorithms on FPGAs","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2051217911","doi":"https://doi.org/10.1109/ipdpsw.2010.5470751","mag":"2051217911"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075676370","display_name":"Shant Chandrakar","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shant Chandrakar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047827436","display_name":"Abraham Anthony Clements","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abraham Clements","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014411006","display_name":"Arvind Sudarsanam","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Sudarsanam","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111931430","display_name":"Aravind Dasu","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aravind Dasu","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, 84322, USA","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075676370"],"corresponding_institution_ids":["https://openalex.org/I121980950"],"apc_list":null,"apc_paid":null,"fwci":0.3382,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57500318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8232603073120117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6617382168769836},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5891361236572266},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5745682120323181},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4757378101348877},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4531935453414917},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4264041781425476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4099629521369934},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3820149302482605}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8232603073120117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6617382168769836},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5891361236572266},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5745682120323181},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4757378101348877},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4531935453414917},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4264041781425476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4099629521369934},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3820149302482605},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.512.4448","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.512.4448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.usu.edu/rcg/thesis/chandrakar_thesis.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.830.2573","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.830.2573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://digitalcommons.usu.edu/cgi/viewcontent.cgi?article%3D1491%26context%3Detd","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5299999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W101196121","https://openalex.org/W178701193","https://openalex.org/W1994685695","https://openalex.org/W2092622615","https://openalex.org/W2121011198","https://openalex.org/W2133692010","https://openalex.org/W2133703170","https://openalex.org/W2141109916","https://openalex.org/W2147515529","https://openalex.org/W2150965444","https://openalex.org/W2155778133","https://openalex.org/W6607201821","https://openalex.org/W6682484117"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W2111241003","https://openalex.org/W4312291060","https://openalex.org/W4200391368","https://openalex.org/W127342102","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3157359390","https://openalex.org/W2351616294"],"abstract_inverted_index":{"Fast":[0],"Block":[1],"Matching":[2],"(FBM)":[3],"algorithms":[4],"for":[5,11,65],"video":[6,103],"compression":[7],"are":[8,72],"well":[9],"suited":[10],"acceleration":[12],"using":[13,54],"parallel":[14,37],"data-path":[15,38],"architecture":[16,39,49],"on":[17],"Field":[18],"Programmable":[19],"Gate":[20],"Arrays":[21],"(FPGAs).":[22],"However,":[23],"designing":[24],"an":[25],"efficient":[26,61],"on-chip":[27,62],"memory":[28,48,63,70,77,83],"subsystem":[29],"to":[30,35,59,106],"provide":[31,86],"the":[32],"required":[33],"throughput":[34],"this":[36],"is":[40,52],"a":[41,47,55,100,107],"complex":[42],"problem.":[43],"This":[44],"paper":[45],"proposes":[46],"template":[50],"that":[51,81],"explored":[53],"Bounded":[56],"Set":[57],"algorithm":[58],"design":[60],"subsystems":[64,71,84],"FBM":[66],"algorithms.":[67],"The":[68],"resulting":[69],"compared":[73],"with":[74],"three":[75],"existing":[76],"subsystems.":[78],"Results":[79],"show":[80],"our":[82],"can":[85,95],"full":[87],"parallelism":[88],"in":[89],"majority":[90],"of":[91,99,109],"test":[92],"cases":[93],"and":[94],"process":[96],"integer":[97],"pixels":[98],"1080":[101],"p":[102],"sequence":[104],"up":[105],"rate":[108],"275":[110],"frames":[111],"per":[112],"second.":[113]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}