{"id":"https://openalex.org/W2046878513","doi":"https://doi.org/10.1109/ipdpsw.2010.5470749","title":"Self-configurable architecture for reusable systems with Accelerated Relocation Circuit (SCARS-ARC)","display_name":"Self-configurable architecture for reusable systems with Accelerated Relocation Circuit (SCARS-ARC)","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2046878513","doi":"https://doi.org/10.1109/ipdpsw.2010.5470749","mag":"2046878513"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016968267","display_name":"Adarsha Sreeramareddy","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Adarsha Sreeramareddy","raw_affiliation_strings":["Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","Dept. of ECE, Univ. of Arizona, Tucson, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Dept. of ECE, Univ. of Arizona, Tucson, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077891120","display_name":"Ramachandra Kallam","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramachandra Kallam","raw_affiliation_strings":["Department of ECE, Utah State University, Logan, UT, USA","[Department of ECE, Utah State University, Logan, USA]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"[Department of ECE, Utah State University, Logan, USA]","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111931430","display_name":"Aravind Dasu","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aravind R. Dasu","raw_affiliation_strings":["Department of ECE, Utah State University, Logan, UT, USA","[Department of ECE, Utah State University, Logan, USA]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"[Department of ECE, Utah State University, Logan, USA]","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","Dept. of ECE, Univ. of Arizona, Tucson, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Dept. of ECE, Univ. of Arizona, Tucson, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5016968267"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72602872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8425124883651733},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7974526882171631},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7377543449401855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6689879894256592},{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.5944204330444336},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5098806619644165},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45772701501846313},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42179906368255615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3839724063873291},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1566956341266632}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8425124883651733},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7974526882171631},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7377543449401855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6689879894256592},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.5944204330444336},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5098806619644165},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45772701501846313},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42179906368255615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3839724063873291},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1566956341266632},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1651202782","https://openalex.org/W2106767353","https://openalex.org/W2119507663","https://openalex.org/W2169403209","https://openalex.org/W2171578775","https://openalex.org/W2537817662","https://openalex.org/W6637027292"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2385177848","https://openalex.org/W2103526090"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs),":[4],"with":[5,33],"partial":[6,39,78,99],"reconfiguration":[7,40,100],"(PR)":[8],"technology":[9],"present":[10],"an":[11],"attractive":[12],"option":[13],"for":[14,38,110,124],"creating":[15],"reliable":[16],"platforms":[17],"that":[18,94,104],"adapt":[19],"to":[20,29,50,56,66,121],"changes":[21],"in":[22],"user":[23],"objectives":[24],"over":[25,127],"time":[26],"and":[27,64,118],"respond":[28],"hardware/software":[30],"anomalies":[31],"automatically":[32],"self-healing":[34],"action.":[35],"Conventional":[36],"solutions":[37],"based":[41,89,98,138],"self-configurable":[42,92],"architectures":[43],"experience":[44],"severe":[45],"hardware":[46,131],"limitations":[47],"on":[48],"ability":[49,65],"move":[51],"any":[52,57],"partially":[53],"reconfigurable":[54,62],"module":[55,69,97,111,125],"available":[58],"region":[59],"of":[60],"the":[61,68,76,87,105,114,128],"fabric":[63],"relocate":[67],"quickly.":[70],"In":[71],"this":[72],"study":[73],"we":[74],"adopt":[75],"hardware-based":[77],"bitstream":[79],"relocation":[80,126],"technique,":[81],"Accelerated":[82],"Relocation":[83],"Circuit":[84],"(ARC),":[85],"into":[86],"FPGA":[88],"wirelessly":[90],"networked":[91],"architecture":[93,107],"employs":[95],"traditional":[96,129],"strategy.":[101],"We":[102],"show":[103],"integrated":[106],"allows":[108],"flexibility":[109],"relocation,":[112],"reduces":[113],"off-chip":[115],"communication":[116],"overhead,":[117],"observes":[119],"up":[120],"17x":[122],"speedup":[123],"Xilinx":[130],"internal":[132],"configuration":[133],"access":[134],"port":[135],"wrapper":[136],"(HWICAP)":[137],"implementation.":[139]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}