{"id":"https://openalex.org/W2013741593","doi":"https://doi.org/10.1109/ipdpsw.2010.5470736","title":"Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs","display_name":"Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2013741593","doi":"https://doi.org/10.1109/ipdpsw.2010.5470736","mag":"2013741593"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw.2010.5470736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://publica.fraunhofer.de/documents/N-134238.html","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE","IE"],"is_corresponding":true,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany","Xilinx Research Laboratories, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Xilinx Research Laboratories, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE","IE"],"is_corresponding":false,"raw_author_name":"Diana Gohringer","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany","Xilinx Research Laboratories, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Xilinx Research Laboratories, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111611510","display_name":"Juanjo Noguera","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE","IE"],"is_corresponding":false,"raw_author_name":"Juanjo Noguera","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany","Xilinx Research Laboratories, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Xilinx Research Laboratories, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE","IE"],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany","Xilinx Research Laboratories, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Xilinx Research Laboratories, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108437484"],"corresponding_institution_ids":["https://openalex.org/I102335020","https://openalex.org/I4210101362"],"apc_list":null,"apc_paid":null,"fwci":4.7441,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.95210562,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8602208495140076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7913733124732971},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7486066818237305},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6507495045661926},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5549128651618958},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5201661586761475},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49782419204711914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4750932455062866},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4608250856399536},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.43199461698532104},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4177991449832916},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.27945369482040405},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0750339925289154}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8602208495140076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7913733124732971},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7486066818237305},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6507495045661926},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5549128651618958},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5201661586761475},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49782419204711914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4750932455062866},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4608250856399536},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.43199461698532104},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4177991449832916},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.27945369482040405},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0750339925289154},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdpsw.2010.5470736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw.2010.5470736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","raw_type":"proceedings-article"},{"id":"pmh:oai:fraunhofer.de:N-134238","is_oa":true,"landing_page_url":"http://publica.fraunhofer.de/documents/N-134238.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer IOSB","raw_type":"Conference Paper"},{"id":"pmh:oai:publica.fraunhofer.de:publica/366514","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/366514","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:fraunhofer.de:N-134238","is_oa":true,"landing_page_url":"http://publica.fraunhofer.de/documents/N-134238.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer IOSB","raw_type":"Conference Paper"},"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1489568789","https://openalex.org/W1517201990","https://openalex.org/W1535719934","https://openalex.org/W1967398621","https://openalex.org/W2100919341","https://openalex.org/W2112692698","https://openalex.org/W2115133259","https://openalex.org/W2118220726","https://openalex.org/W2123925798","https://openalex.org/W2130193491","https://openalex.org/W2130472321","https://openalex.org/W2135183949","https://openalex.org/W2149052212","https://openalex.org/W2149882772","https://openalex.org/W2295850359","https://openalex.org/W4242251885","https://openalex.org/W4245631385","https://openalex.org/W6629274794"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Dynamic":[0],"and":[1,43,55,96,105,170],"partial":[2,171],"reconfiguration":[3,172],"of":[4,21,64,76,85,156,177],"Xilinx":[5],"FPGAs":[6],"is":[7,37,108,115,159],"a":[8,22,70,86,142,146,164,178],"well":[9],"known":[10],"technique":[11],"in":[12,89,135,154],"runtime":[13],"adaptive":[14],"system":[15],"design.":[16],"With":[17],"this":[18,99],"technique,":[19],"parts":[20,29],"configuration":[23,78,124],"can":[24,46],"be":[25,47,130],"substituted":[26],"while":[27],"other":[28],"stay":[30],"operative":[31],"without":[32],"any":[33],"disturbance.":[34],"The":[35],"advantage":[36,176],"the":[38,41,50,62,74,77,82,93,111,118,122,138,175,182],"fact,":[39],"that":[40,110],"spatial":[42],"temporal":[44],"partitioning":[45],"exploited":[48],"with":[49,145,150,174],"goal":[51],"to":[52,56,61,91,97,129,137],"increase":[53],"performance":[54,153],"reduce":[57],"power":[58],"consumption":[59],"due":[60],"re-use":[63,98],"chip":[65,112],"area.":[66],"This":[67,161],"paper":[68,162],"shows":[69],"novel":[71],"methodology":[72],"for":[73,121,168],"inclusion":[75],"access":[79,100,125],"port":[80,101,126],"into":[81],"data":[83,157,166,173],"path":[84,167],"processor":[87],"core":[88],"order":[90],"adapt":[92],"internal":[94,123],"architecture":[95],"as":[102,131,133],"data-":[103],"sink":[104],"source.":[106],"It":[107],"obvious":[109],"area,":[113],"which":[114],"utilized":[116],"by":[117],"hardware":[119,143,183],"drivers":[120],"(ICAP),":[127],"has":[128],"small":[132,147,179],"possible":[134],"comparison":[136],"application":[139],"functionality.":[140],"Therefore,":[141],"design":[144],"footprint,":[148],"but":[149],"an":[151],"adequate":[152],"terms":[155],"throughput,":[158],"necessary.":[160],"presents":[163],"fast":[165],"dynamic":[169],"footprint":[180],"on":[181],"resources.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}