{"id":"https://openalex.org/W2168657420","doi":"https://doi.org/10.1109/ipdps.2010.5470358","title":"Servet: A benchmark suite for autotuning on multicore clusters","display_name":"Servet: A benchmark suite for autotuning on multicore clusters","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2168657420","doi":"https://doi.org/10.1109/ipdps.2010.5470358","mag":"2168657420"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2010.5470358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2010.5470358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2183/22670","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008112601","display_name":"Jorge Gonz\u00e1lez\u2010Dom\u00ednguez","orcid":"https://orcid.org/0000-0002-2602-4874"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jorge Gonzalez-Dominguez","raw_affiliation_strings":["Computer Architecture Group, University of A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049011209","display_name":"Guillermo L. Taboada","orcid":"https://orcid.org/0000-0002-6281-6641"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Guillermo L. Taboada","raw_affiliation_strings":["Computer Architecture Group, University of A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071884571","display_name":"Basilio B. Fraguela","orcid":"https://orcid.org/0000-0002-3438-5960"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Basilio B. Fraguela","raw_affiliation_strings":["Computer Architecture Group, University of A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021488012","display_name":"Mar\u00eda J. Mart\u00edn","orcid":"https://orcid.org/0000-0002-9153-0909"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Maria J. Martin","raw_affiliation_strings":["Computer Architecture Group, University of A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061208587","display_name":"Juan Touri\u00f1o","orcid":"https://orcid.org/0000-0001-9670-1933"},"institutions":[{"id":"https://openalex.org/I11019714","display_name":"Universidade da Coru\u00f1a","ror":"https://ror.org/01qckj285","country_code":"ES","type":"education","lineage":["https://openalex.org/I11019714"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Tourino","raw_affiliation_strings":["Computer Architecture Group, University of A Coru\u00f1a, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of A Coru\u00f1a, Spain","institution_ids":["https://openalex.org/I11019714"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I11019714"],"apc_list":null,"apc_paid":null,"fwci":4.4911,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.9504847,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8663063049316406},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7812683582305908},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.7748716473579407},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7510635852813721},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7025086879730225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6288847327232361},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5991759896278381},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4980916976928711},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4921573996543884},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48270702362060547},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4773293137550354},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.45615947246551514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40683597326278687},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10866725444793701},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.09164777398109436}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8663063049316406},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7812683582305908},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.7748716473579407},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7510635852813721},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7025086879730225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6288847327232361},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5991759896278381},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4980916976928711},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4921573996543884},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48270702362060547},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4773293137550354},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.45615947246551514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40683597326278687},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10866725444793701},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.09164777398109436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2010.5470358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2010.5470358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)","raw_type":"proceedings-article"},{"id":"pmh:oai:ruc.udc.es:2183/22670","is_oa":true,"landing_page_url":"http://hdl.handle.net/2183/22670","pdf_url":null,"source":{"id":"https://openalex.org/S4306402204","display_name":"RUC (Universidade Da Coru\u00f1a)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:ruc.udc.es:2183/22670","is_oa":true,"landing_page_url":"http://hdl.handle.net/2183/22670","pdf_url":null,"source":{"id":"https://openalex.org/S4306402204","display_name":"RUC (Universidade Da Coru\u00f1a)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1756027381","https://openalex.org/W1814428676","https://openalex.org/W1937799376","https://openalex.org/W1964031104","https://openalex.org/W2059300917","https://openalex.org/W2059385032","https://openalex.org/W2094605327","https://openalex.org/W2099059741","https://openalex.org/W2102061396","https://openalex.org/W2102182691","https://openalex.org/W2105467976","https://openalex.org/W2115283682","https://openalex.org/W2136952590","https://openalex.org/W2141962648","https://openalex.org/W2168281730","https://openalex.org/W2395988460","https://openalex.org/W2725179571","https://openalex.org/W6633127185","https://openalex.org/W6637850559","https://openalex.org/W6684779596"],"related_works":["https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2102140193","https://openalex.org/W2001031944","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944"],"abstract_inverted_index":{"The":[0],"growing":[1],"complexity":[2],"in":[3,11,71,103,125],"computer":[4],"system":[5],"hierarchies":[6],"due":[7],"to":[8,84,121],"the":[9,12,26,35,39,72,86,142,145],"increase":[10,122],"number":[13,27],"of":[14,19,22,28,41,50,59,66,75,141,144],"cores":[15],"per":[16,30],"processor,":[17],"levels":[18],"cache":[20,87],"(some":[21],"them":[23],"shared)":[24],"and":[25,45,92,101],"processors":[29],"node,":[31],"as":[32,34,106,108],"well":[33,107],"high-speed":[36],"interconnects,":[37],"demands":[38],"use":[40],"new":[42],"optimization":[43],"techniques":[44],"libraries":[46],"that":[47,135],"take":[48],"advantage":[49],"their":[51,90,123],"features.":[52],"In":[53],"this":[54],"paper":[55],"Servet,":[56],"a":[57,64],"suite":[58],"benchmarks":[60,81],"focused":[61],"on":[62],"detecting":[63],"set":[65],"parameters":[67,114,143],"with":[68],"high":[69],"influence":[70],"overall":[73],"performance":[74,124],"multicore":[76,126],"systems,":[77],"is":[78],"presented.":[79],"These":[80,113],"are":[82,95],"able":[83],"detect":[85],"hierarchy,":[88],"including":[89],"size":[91],"which":[93],"caches":[94],"shared":[96],"by":[97,118],"each":[98],"core,":[99],"bandwidths":[100],"bottlenecks":[102],"memory":[104],"accesses,":[105],"communication":[109],"latencies":[110],"among":[111],"cores.":[112],"can":[115],"be":[116],"used":[117],"auto-tuned":[119],"codes":[120],"clusters.":[127],"Experimental":[128],"results":[129],"using":[130],"different":[131],"representative":[132],"systems":[133],"show":[134],"Servet":[136],"provides":[137],"very":[138],"accurate":[139],"estimates":[140],"machine":[146],"architecture.":[147]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}