{"id":"https://openalex.org/W2150496629","doi":"https://doi.org/10.1109/ipdps.2009.5161223","title":"RDMS: A hardware task scheduling algorithm for Reconfigurable Computing","display_name":"RDMS: A hardware task scheduling algorithm for Reconfigurable Computing","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2150496629","doi":"https://doi.org/10.1109/ipdps.2009.5161223","mag":"2150496629"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2009.5161223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083896234","display_name":"H. Simmler","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harald Simmler","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060373413","display_name":"Olivier Serres","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olivier Serres","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001914825","display_name":"Tarek El\u2010Ghazawi","orcid":"https://orcid.org/0000-0001-9687-7939"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek El-Ghazawi","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069173833"],"corresponding_institution_ids":["https://openalex.org/I193531525"],"apc_list":null,"apc_paid":null,"fwci":1.6079,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.84884051,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8349727392196655},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.6276309490203857},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5947831869125366},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5156573057174683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5070538520812988},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49469587206840515},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39793452620506287},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3817652463912964},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3659343123435974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29400771856307983},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1810346245765686},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08831927180290222},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.07567998766899109},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06446060538291931}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8349727392196655},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.6276309490203857},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5947831869125366},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5156573057174683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5070538520812988},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49469587206840515},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39793452620506287},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3817652463912964},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3659343123435974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29400771856307983},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1810346245765686},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08831927180290222},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.07567998766899109},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06446060538291931},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2009.5161223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.714.8728","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.714.8728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csce.uark.edu/%7Emqhuang/papers/2009_rdms_raw.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W102718729","https://openalex.org/W114677020","https://openalex.org/W1576594927","https://openalex.org/W1664168218","https://openalex.org/W1669135700","https://openalex.org/W1823959354","https://openalex.org/W2032533667","https://openalex.org/W2079543149","https://openalex.org/W2098769867","https://openalex.org/W2108308693","https://openalex.org/W2109753505","https://openalex.org/W2119314505","https://openalex.org/W2148583999","https://openalex.org/W2156520205","https://openalex.org/W2160588944","https://openalex.org/W2164423474","https://openalex.org/W2340006107","https://openalex.org/W4236127247","https://openalex.org/W4243137489","https://openalex.org/W4248438810","https://openalex.org/W6634444205","https://openalex.org/W6637102586","https://openalex.org/W6638521951"],"related_works":["https://openalex.org/W2063534976","https://openalex.org/W1513409726","https://openalex.org/W2546696010","https://openalex.org/W2125095596","https://openalex.org/W2032533667","https://openalex.org/W2616418345","https://openalex.org/W2146617935","https://openalex.org/W2052334484","https://openalex.org/W1975561105","https://openalex.org/W2016258325"],"abstract_inverted_index":{"Reconfigurable":[0],"computers":[1],"(RC)":[2],"can":[3,155],"provide":[4,43],"significant":[5],"performance":[6,54,65],"improvement":[7],"for":[8,40],"domain":[9,18],"applications.":[10],"However,":[11],"wide":[12],"acceptance":[13],"of":[14,25,46,66,133,176,187],"today's":[15],"RCs":[16],"among":[17,100],"scientist":[19],"is":[20],"hindered":[21],"by":[22,73,85,160],"the":[23,29,44,63,76,112,123,131,185],"complexity":[24],"design":[26,32],"tools":[27],"and":[28,79,106,115,127,130,148,162],"required":[30],"hardware":[31,67,102,149],"experience.":[33],"Recent":[34],"developments":[35],"in":[36,53],"HW/SW":[37],"co-design":[38],"methodologies":[39],"these":[41],"systems":[42],"ease":[45],"use,":[47],"but":[48],"they":[49],"are":[50,83],"not":[51],"comparable":[52],"to":[55,70,121,136,140],"manual":[56],"co-design.":[57],"This":[58],"paper":[59],"aims":[60],"at":[61],"improving":[62],"overall":[64],"tasks":[68],"assigned":[69],"FPGA":[71,87,128,134],"devices":[72],"minimizing":[74],"both":[75],"communication":[77,108,124,158],"overhead":[78],"configuration":[80],"overhead,":[81],"which":[82],"introduced":[84],"using":[86,168],"devices.":[88],"The":[89,174],"proposed":[90],"reduced":[91],"data":[92,98,146,171],"movement":[93],"scheduling":[94,113],"(RDMS)":[95],"algorithm":[96,154,189],"takes":[97],"dependency":[99,147],"tasks,":[101],"task":[103],"resource":[104,150],"utilization,":[105],"inter-task":[107],"into":[109],"account":[110],"during":[111],"process":[114],"adopts":[116],"a":[117,137,179],"dynamic":[118],"programming":[119],"approach":[120],"reduce":[122,156],"between":[125],"muP":[126],"co-processor":[129],"number":[132],"configurations":[135],"minimum.":[138],"Compared":[139],"two":[141],"other":[142,191],"approaches":[143],"that":[144],"consider":[145],"utilization":[151],"only,":[152],"RDMS":[153,177,188],"inter-configuration":[157],"time":[159],"11%":[161],"44%":[163],"respectively":[164],"based":[165],"on":[166,178],"simulation":[167],"randomly":[169],"generated":[170],"flow":[172],"graphs.":[173],"implementation":[175],"real-life":[180],"application,":[181],"N-body":[182],"simulation,":[183],"verifies":[184],"efficiency":[186],"against":[190],"approaches.":[192]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}