{"id":"https://openalex.org/W2146683156","doi":"https://doi.org/10.1109/ipdps.2009.5161213","title":"Modeling reconfiguration in a FPGA with a hardwired network on chip","display_name":"Modeling reconfiguration in a FPGA with a hardwired network on chip","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2146683156","doi":"https://doi.org/10.1109/ipdps.2009.5161213","mag":"2146683156"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2009.5161213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030518309","display_name":"Muhammad Aqeel Wahlah","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Muhammad Aqeel Wahlah","raw_affiliation_strings":["Computer Engineering, Delft University of Technnology, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]},{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["Computer Engineering, Delft University of Technnology, Netherlands","NXP Semiconductors, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"NXP Semiconductors, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030518309"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.8127,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87054332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8426051139831543},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7531547546386719},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6251221299171448},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6193113923072815},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6042146682739258},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6038081645965576},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35048824548721313},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3395480513572693},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.14570388197898865}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8426051139831543},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7531547546386719},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6251221299171448},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6193113923072815},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6042146682739258},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6038081645965576},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35048824548721313},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3395480513572693},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.14570388197898865},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2009.5161213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.147.5684","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.5684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://homepages.inf.ed.ac.uk/kgoossen/2009-raw.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1830202293","https://openalex.org/W2028887641","https://openalex.org/W2069195425","https://openalex.org/W2100322612","https://openalex.org/W2116679932","https://openalex.org/W2116793508","https://openalex.org/W2120538858","https://openalex.org/W2123805145","https://openalex.org/W2125662502","https://openalex.org/W2127430446","https://openalex.org/W2128904268","https://openalex.org/W2162356917","https://openalex.org/W2167160754","https://openalex.org/W2168072991","https://openalex.org/W4231414160","https://openalex.org/W6657487321","https://openalex.org/W6684386719"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4319430423","https://openalex.org/W2340647897","https://openalex.org/W4390224957","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"We":[0,94,107],"propose":[1],"that":[2,78],"FPGAs":[3],"use":[4],"a":[5,12,35],"hardwired":[6],"network":[7],"on":[8,42],"chip":[9],"(HWNOC)":[10],"as":[11,21,23],"unified":[13],"interconnect":[14],"for":[15,26,102],"functional":[16],"communications":[17],"(data":[18],"and":[19,50,65,85,98,114,116,138],"control)":[20],"well":[22],"configuration":[24,69],"(bitstreams":[25],"soft":[27,45,117],"IP).":[28],"In":[29],"this":[30,96],"paper":[31],"we":[32,124],"model":[33,109,125],"such":[34],"platform.":[36],"Using":[37],"the":[38,75,99,110],"HWNOC":[39,76,113,132],"applications":[40,79],"mapped":[41],"hard":[43,115],"or":[44],"IPs":[46],"are":[47],"set":[48],"up":[49],"removed":[51],"using":[52],"memory-mapped":[53],"communications.":[54],"Peer-to-peer":[55],"streaming":[56],"data":[57,62],"is":[58],"used":[59],"to":[60,67],"communicate":[61],"between":[63],"IPs,":[64,118],"also":[66],"transport":[68],"bitstreams.":[70],"The":[71],"composable":[72],"nature":[73],"of":[74,105],"ensures":[77],"can":[80,86],"be":[81],"dynamically":[82],"configured,":[83],"programmed,":[84],"operate,":[87],"without":[88],"affecting":[89],"other":[90],"running":[91],"(real-time)":[92],"applications.":[93],"describe":[95],"platform":[97],"steps":[100],"required":[101],"dynamic":[103,127,134],"reconfiguration":[104],"IPs.":[106],"then":[108],"hardware,":[111],"i.e.":[112],"in":[119],"cycle-accurate":[120],"transaction-level":[121],"SystemC.":[122],"Next,":[123],"its":[126],"behavior,":[128],"including":[129],"bitstream":[130],"loading,":[131],"programming,":[133],"(re)configuration,":[135],"clocking,":[136],"reset,":[137],"computation.":[139]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}