{"id":"https://openalex.org/W2113612550","doi":"https://doi.org/10.1109/ipdps.2009.5161212","title":"Double Throughput Multiply-Accumulate unit for FlexCore processor enhancements","display_name":"Double Throughput Multiply-Accumulate unit for FlexCore processor enhancements","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2113612550","doi":"https://doi.org/10.1109/ipdps.2009.5161212","mag":"2113612550"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2009.5161212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042050825","display_name":"Tung Thanh Hoang","orcid":"https://orcid.org/0000-0002-8098-5879"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Tung Thanh Hoang","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024358692","display_name":"Magnus Sj\u00e4lander","orcid":"https://orcid.org/0000-0003-4232-6976"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Magnus Sjalander","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053343948","display_name":"Per Larsson-Edefors","orcid":"https://orcid.org/0000-0001-5779-4313"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Per Larsson-Edefors","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Chalmers University of Technology, 412 96 Gothenburg, Sweden#TAB#","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0723,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78595761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.949905514717102},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027237057685852},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7047232389450073},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6772728562355042},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5954236388206482},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5101690292358398},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48571380972862244},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47634151577949524},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42435723543167114},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3925137519836426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3653728663921356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10008895397186279}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.949905514717102},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027237057685852},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7047232389450073},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6772728562355042},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5954236388206482},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5101690292358398},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48571380972862244},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47634151577949524},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42435723543167114},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3925137519836426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3653728663921356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10008895397186279},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2009.5161212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.971.9385","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.971.9385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sjalander.com/research/pdf/sjalander-raw2009.pdf","raw_type":"text"},{"id":"pmh:oai:research.chalmers.se:93956","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/93956","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W176402522","https://openalex.org/W581488980","https://openalex.org/W1555915743","https://openalex.org/W1575439038","https://openalex.org/W1963965124","https://openalex.org/W1970705127","https://openalex.org/W2083359050","https://openalex.org/W2134057254","https://openalex.org/W2151081037","https://openalex.org/W2159742171","https://openalex.org/W3140103903"],"related_works":["https://openalex.org/W2765822612","https://openalex.org/W1580556151","https://openalex.org/W2144463068","https://openalex.org/W2185915791","https://openalex.org/W2129565950","https://openalex.org/W2120705320","https://openalex.org/W37969803","https://openalex.org/W2158030625","https://openalex.org/W2169479409","https://openalex.org/W1996820488"],"abstract_inverted_index":{"As":[0],"a":[1,12,20,25,29,57,115,122,129],"simple":[2],"five-stage":[3],"General-Purpose":[4],"Processor":[5],"(GPP),":[6],"the":[7,54,76,81,105,109],"baseline":[8],"FlexCore":[9,30,82,112],"processor":[10,31,83,113],"has":[11],"limited":[13],"set":[14],"of":[15,38,56,72],"datapath":[16,22],"units.":[17],"By":[18],"utilizing":[19],"flexible":[21],"interconnect":[23],"and":[24,99,121],"wide":[26],"control":[27],"word,":[28],"is":[32,85,92],"explicitly":[33],"designed":[34],"to":[35,104],"support":[36],"integration":[37,55],"special":[39],"units":[40],"that,":[41],"on":[42],"demand,":[43],"can":[44],"accelerate":[45],"certain":[46],"data-intensive":[47],"applications.":[48],"In":[49,102],"this":[50],"paper,":[51],"we":[52],"propose":[53],"novel":[58],"Double":[59],"Throughput":[60],"Multiply-Accumulate":[61],"(DTMAC)":[62],"unit,":[63],"whose":[64],"different":[65],"operating":[66],"modes":[67],"allow":[68],"for":[69,128],"on-thefly":[70],"optimization":[71],"computational":[73],"precision.":[74],"For":[75],"two":[77],"EEMBC":[78],"benchmarks":[79],"considered,":[80],"performance":[84],"significantly":[86],"enhanced":[87],"when":[88],"one":[89],"DTMAC":[90],"accelerator":[91],"included,":[93],"translating":[94],"into":[95],"reduced":[96],"execution":[97,119],"time":[98,120],"energy":[100,126],"dissipation.":[101],"comparison":[103],"32-bit":[106,111],"GPP":[107],"reference,":[108],"accelerated":[110],"shows":[114],"4.37\u00d7":[116],"improvement":[117],"in":[118,125],"3.92\u00d7":[123],"reduction":[124],"dissipation,":[127],"benchmark":[130],"with":[131],"many":[132],"consecutive":[133],"16-bit":[134],"MAC":[135],"operations.":[136]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}