{"id":"https://openalex.org/W2097526521","doi":"https://doi.org/10.1109/ipdps.2009.5161048","title":"A new mechanism to deal with process variability in NoC links","display_name":"A new mechanism to deal with process variability in NoC links","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2097526521","doi":"https://doi.org/10.1109/ipdps.2009.5161048","mag":"2097526521"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2009.5161048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047492364","display_name":"Carles Hern\u00e1ndez","orcid":"https://orcid.org/0000-0001-5393-3195"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carles Hernandez","raw_affiliation_strings":["Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050691850","display_name":"Federico Silla","orcid":"https://orcid.org/0000-0002-6435-1200"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Federico Silla","raw_affiliation_strings":["Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039211412","display_name":"V. Santonja","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Vicente Santonja","raw_affiliation_strings":["Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architecture Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Spain#TAB#","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":1.6218,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83231098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6744461059570312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.673999547958374},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.592242419719696},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5384703874588013},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5251262784004211},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5207281708717346},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5144255757331848},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5048995614051819},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4998447895050049},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4542447030544281},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4498549699783325},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4314038157463074},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.43129247426986694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3854573369026184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18621134757995605},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09458470344543457}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6744461059570312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.673999547958374},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.592242419719696},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5384703874588013},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5251262784004211},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5207281708717346},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5144255757331848},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5048995614051819},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4998447895050049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4542447030544281},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4498549699783325},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4314038157463074},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.43129247426986694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3854573369026184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18621134757995605},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09458470344543457},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2009.5161048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W153999141","https://openalex.org/W1559789667","https://openalex.org/W1980950849","https://openalex.org/W2008041840","https://openalex.org/W2031933249","https://openalex.org/W2033443176","https://openalex.org/W2096969376","https://openalex.org/W2118015263","https://openalex.org/W2134049183","https://openalex.org/W2139593321","https://openalex.org/W2140757523","https://openalex.org/W2143555564","https://openalex.org/W3145922515","https://openalex.org/W4234308027"],"related_works":["https://openalex.org/W2163915119","https://openalex.org/W4244547561","https://openalex.org/W1572837867","https://openalex.org/W2135981148","https://openalex.org/W2141748053","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2031051084","https://openalex.org/W2754086592","https://openalex.org/W2144357574"],"abstract_inverted_index":{"Associated":[0],"with":[1,90,168],"the":[2,11,25,33,44,55,91,96,99,117,132,147,153,197,205,229,233,237],"ever":[3],"growing":[4],"integration":[5],"scale":[6],"of":[7,27,43,93,98,116,223],"VLSI":[8],"technologies":[9],"is":[10,65,191,241],"increase":[12],"in":[13,50,104,121,204,221],"process":[14],"variability,":[15,171],"which":[16,172],"makes":[17],"silicon":[18],"devices":[19],"to":[20,88,129,165,194,250],"become":[21],"less":[22,187],"predictable.":[23],"In":[24,80],"context":[26],"network-on-chip":[28],"(NoC),":[29],"this":[30,73,81],"variability":[31,71,94,218],"affects":[32],"maximum":[34],"frequency":[35,57],"that":[36,46,59,101,125,149,185,208],"could":[37],"be":[38,251],"sustained":[39],"by":[40],"each":[41],"wire":[42],"link":[45],"interconnects":[47,102],"two":[48],"cores":[49,103],"a":[51,66,85,105],"CMP":[52,106],"system.":[53,107],"Reducing":[54],"clock":[56],"so":[58],"all":[60,146,196],"wires":[61,124,143,148],"can":[62,150],"properly":[63],"work":[64,151],"trivial":[67],"solution":[68],"but,":[69],"as":[70],"increases,":[72],"approach":[74],"causes":[75],"an":[76],"unacceptable":[77],"performance":[78,201,231],"penalty.":[79],"paper,":[82],"we":[83],"propose":[84],"new":[86],"technique":[87],"deal":[89],"effects":[92],"on":[95],"links":[97,122],"NoC":[100],"This":[108],"technique,":[109],"called":[110],"Phit":[111,161,182],"Reduction":[112,162,183],"(PR),":[113],"retrieves":[114],"most":[115,222],"bandwidth":[118],"still":[119],"available":[120,198],"containing":[123],"are":[126,158,248],"not":[127,192],"able":[128,193],"operate":[130],"at":[131,152],"designed":[133],"operating":[134],"frequency.":[135,155],"More":[136],"precisely,":[137],"our":[138,224],"mechanism":[139],"discards":[140],"these":[141],"slow":[142],"and":[144,180,216],"uses":[145],"design":[154],"Two":[156],"implementations":[157],"presented:":[159],"Local":[160],"(LPR),":[163],"oriented":[164],"fabrication":[166],"processes":[167],"very":[169],"high":[170,217],"requires":[173,186],"more":[174],"hardware":[175,189],"but":[176,190],"provides":[177],"higher":[178],"performance;":[179],"Global":[181],"(GPR),":[184],"additional":[188],"extract":[195],"bandwidth.":[199],"The":[200],"evaluation":[202],"presented":[203],"paper":[206],"confirms":[207],"LPR":[209,226],"obtains":[210],"good":[211],"results":[212],"both":[213],"for":[214,243],"low":[215],"scenarios.":[219],"Moreover,":[220],"experiments":[225],"practically":[227],"achieves":[228],"same":[230],"than":[232],"ideal":[234],"network.":[235],"On":[236],"other":[238],"hand,":[239],"GPR":[240],"appropriate":[242],"systems":[244],"where":[245],"whithin-die":[246],"variations":[247],"expected":[249],"low.":[252]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}