{"id":"https://openalex.org/W2096550255","doi":"https://doi.org/10.1109/ipdps.2009.5161022","title":"Efficient microarchitecture policies for accurately adapting to power constraints","display_name":"Efficient microarchitecture policies for accurately adapting to power constraints","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2096550255","doi":"https://doi.org/10.1109/ipdps.2009.5161022","mag":"2096550255"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2009.5161022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029097110","display_name":"Juan M. Cebri\u00e1n","orcid":"https://orcid.org/0000-0002-3731-9301"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan M. Cebrian","raw_affiliation_strings":["Department of Computer Engineering, University of Murcia, Murcia, Spain","Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079508006","display_name":"Juan L. Arag\u00f3n","orcid":"https://orcid.org/0000-0002-4955-7235"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan L. Aragon","raw_affiliation_strings":["Department of Computer Engineering, University of Murcia, Murcia, Spain","Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070286319","display_name":"Jos\u00e9 M. Garc\u0131\u0301a","orcid":"https://orcid.org/0000-0002-6388-2835"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. Garcia","raw_affiliation_strings":["Department of Computer Engineering, University of Murcia, Murcia, Spain","Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Department of Computer Engineering, University of Murcia, 30100, Spain#TAB#","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074058311","display_name":"Pavlos Petoumenos","orcid":"https://orcid.org/0000-0002-1497-6536"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Pavlos Petoumenos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Greece","Dept. of Electrical and Computer Engineering, University of Patras, 26500, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Patras, 26500, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020214726","display_name":"Stefanos Kaxiras","orcid":"https://orcid.org/0000-0001-8267-0232"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stefanos Kaxiras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Greece","Dept. of Electrical and Computer Engineering, University of Patras, 26500, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Patras, 26500, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2803,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79261587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.775028645992279},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7587971687316895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7424155473709106},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6044247150421143},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5903984904289246},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.5647608041763306},{"id":"https://openalex.org/keywords/power-saving","display_name":"Power saving","score":0.5621159076690674},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.535440981388092},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5354123115539551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5182002186775208},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5010814666748047},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.49248847365379333},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44844916462898254},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4344046115875244},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38503497838974},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2767787575721741},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17349442839622498},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.15372180938720703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1329953372478485}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.775028645992279},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7587971687316895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7424155473709106},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6044247150421143},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5903984904289246},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.5647608041763306},{"id":"https://openalex.org/C2984532965","wikidata":"https://www.wikidata.org/wiki/Q380170","display_name":"Power saving","level":3,"score":0.5621159076690674},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.535440981388092},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5354123115539551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5182002186775208},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5010814666748047},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.49248847365379333},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44844916462898254},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4344046115875244},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38503497838974},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2767787575721741},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17349442839622498},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.15372180938720703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1329953372478485},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ipdps.2009.5161022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2009.5161022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Parallel & Distributed Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.3394","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.3394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ditec.um.es/~jlaragon/papers/IPDPS09-power-tokens.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/22d31bfd-8e30-49c4-8e83-4d125dceab60","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/22d31bfd-8e30-49c4-8e83-4d125dceab60","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cebri\u00e1n, J M, Arag\u00f3n, J L, Garc\u00eda, J M, Petoumenos, P & Kaxiras, S 2009, Efficient microarchitecture policies for accurately adapting to power constraints. in IPDPS 2009 Rome : Proceedings of the 2009 IEEE International Parallel & Distributed Processing Symposium\u00a0., 5161022, IEEE, 23rd IEEE International Parallel and Distributed Processing Symposium, Rome, Italy, 23/05/09. https://doi.org/10.1109/IPDPS.2009.5161022","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/22d31bfd-8e30-49c4-8e83-4d125dceab60","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=70450091396&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cebri\u00e1n, J M, Arag\u00f3n, J L, Garc\u00eda, J M, Petoumenos, P & Kaxiras, S 2009, Efficient microarchitecture policies for accurately adapting to power constraints. in IPDPS 2009 Rome : Proceedings of the 2009 IEEE International Parallel & Distributed Processing Symposium\u00a0., 5161022, IEEE, 23rd IEEE International Parallel and Distributed Processing Symposium, Rome, Italy, 23/05/09. https://doi.org/10.1109/IPDPS.2009.5161022","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1600369258","https://openalex.org/W1976634368","https://openalex.org/W2013129990","https://openalex.org/W2013471886","https://openalex.org/W2053794660","https://openalex.org/W2095942479","https://openalex.org/W2108730429","https://openalex.org/W2110134128","https://openalex.org/W2116175063","https://openalex.org/W2117299787","https://openalex.org/W2120951490","https://openalex.org/W2122438621","https://openalex.org/W2129889140","https://openalex.org/W2140759096","https://openalex.org/W2154512574","https://openalex.org/W2158857966","https://openalex.org/W3148862943","https://openalex.org/W4231361442","https://openalex.org/W4239314300","https://openalex.org/W4285719527","https://openalex.org/W6677377052"],"related_works":["https://openalex.org/W2154169726","https://openalex.org/W2046107229","https://openalex.org/W2475077126","https://openalex.org/W2972962268","https://openalex.org/W3185548375","https://openalex.org/W4287778142","https://openalex.org/W3025960525","https://openalex.org/W3136841003","https://openalex.org/W3043023258","https://openalex.org/W2096550255"],"abstract_inverted_index":{"In":[0,60],"the":[1,35,65,78,82,86,96,135,143,151,176,200,215],"past":[2],"years":[3],"dynamic":[4,58],"voltage":[5,202],"and":[6,39],"frequency":[7],"scaling":[8],"(DVFS)":[9],"has":[10],"been":[11],"an":[12],"effective":[13,32],"technique":[14,132],"that":[15,150,213],"allowed":[16],"microprocessors":[17],"to":[18,44,70,102,113,133,163],"match":[19,72],"a":[20,45,73,91,123,130,185,191],"predefined":[21,186],"power":[22,56,74,88,98,137,144,177,187],"budget.":[23,188],"However,":[24],"as":[25,129],"process":[26],"technology":[27],"shrinks,":[28],"DVFS":[29,48,114,127,160,181,194],"becomes":[30],"less":[31],"(because":[33],"of":[34,67,81,153,170,209,217],"increasing":[36],"leakage":[37,210],"power)":[38],"it":[40],"is":[41,161],"getting":[42],"closer":[43],"point":[46],"where":[47,126],"won't":[49],"be":[50,118,204],"useful":[51],"at":[52,90],"all":[53,142],"(when":[54],"static":[55],"exceeds":[57],"power).":[59],"this":[61],"paper":[62],"we":[63],"propose":[64,122],"use":[66,152,216],"microarchitectural":[68,139,155,219],"techniques":[69,110,140,156,220],"accurately":[71],"constraint":[75],"while":[76,138],"maximizing":[77],"energy":[79,172,225],"efficiency":[80],"processor.":[83],"We":[84,121],"predict":[85],"processor":[87],"consumption":[89],"basic":[92],"block":[93],"level,":[94],"using":[95,180],"consumed":[97,173],"translated":[99],"into":[100],"tokens":[101],"select":[103],"between":[104],"different":[105],"power-saving":[106,154,218],"micro-architectural":[107],"techniques.":[108],"These":[109],"are":[111],"orthogonal":[112],"so":[115],"they":[116],"can":[117],"simultaneously":[119],"applied.":[120],"two-level":[124],"approach":[125],"acts":[128],"coarse-grained":[131],"lower":[134],"average":[136],"remove":[141],"spikes":[145],"efficiently.":[146],"Experimental":[147],"results":[148],"show":[149],"in":[157,168,190,207],"conjunction":[158],"with":[159],"up":[162],"six":[164],"times":[165],"more":[166,224],"precise,":[167],"terms":[169,208],"total":[171],"(area)":[174],"over":[175],"budget,":[178],"than":[179],"alone":[182],"for":[183],"matching":[184],"Furthermore,":[189],"near":[192],"future":[193],"will":[195,203,221],"become":[196,222],"DFS":[197],"because":[198],"lowering":[199],"supply":[201],"too":[205],"expensive":[206],"power.":[211],"At":[212],"point,":[214],"even":[223],"efficient.":[226]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}