{"id":"https://openalex.org/W2162218330","doi":"https://doi.org/10.1109/ipdps.2008.4536577","title":"Open64 compiler infrastructure for emerging multicore/manycore architecture All Symposium Tutorial","display_name":"Open64 compiler infrastructure for emerging multicore/manycore architecture All Symposium Tutorial","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2162218330","doi":"https://doi.org/10.1109/ipdps.2008.4536577","mag":"2162218330"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536577","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103577361","display_name":"Sun C. Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I113311689","display_name":"Simplot (United States)","ror":"https://ror.org/01wg5gq86","country_code":"US","type":"company","lineage":["https://openalex.org/I113311689"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sun C. Chan","raw_affiliation_strings":["Simplnano, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Simplnano, Inc","institution_ids":["https://openalex.org/I113311689"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046024163","display_name":"Guang R. Gao","orcid":"https://orcid.org/0000-0002-5265-7528"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guang R. Gao","raw_affiliation_strings":["University of Delaware, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Delaware, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053733660","display_name":"Barbara Chapman","orcid":"https://orcid.org/0000-0001-8449-8579"},"institutions":[{"id":"https://openalex.org/I44461941","display_name":"University of Houston","ror":"https://ror.org/048sx0r50","country_code":"US","type":"education","lineage":["https://openalex.org/I44461941"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barbara Chapman","raw_affiliation_strings":["University of Houston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Houston, USA","institution_ids":["https://openalex.org/I44461941"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097723700","display_name":"Tony Linthicum","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tony Linthicum","raw_affiliation_strings":["Qualcomm, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Inc., USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044461003","display_name":"Anshuman Dasgupta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anshuman Dasgupta","raw_affiliation_strings":["Qualcomm, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Inc., USA","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9225000143051147,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8727844953536987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8659042119979858},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6204830408096313},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5900379419326782},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5634347200393677},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5592604279518127},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.4632633328437805},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4566037952899933},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45079851150512695},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4365110993385315},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.4317224621772766},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.335610032081604},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.06389805674552917}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8727844953536987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8659042119979858},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6204830408096313},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5900379419326782},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5634347200393677},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5592604279518127},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.4632633328437805},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4566037952899933},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45079851150512695},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4365110993385315},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.4317224621772766},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.335610032081604},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.06389805674552917},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536577","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2083681681","https://openalex.org/W2121223013","https://openalex.org/W2485976130","https://openalex.org/W2091058226","https://openalex.org/W3140187916","https://openalex.org/W2014073886","https://openalex.org/W2189041768","https://openalex.org/W2391744453","https://openalex.org/W2172096703"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Open64":[4,65],"was":[5,52,58],"originally":[6],"developed":[7],"by":[8,68],"SGI":[9],"and":[10,40,48],"released":[11],"as":[12,21,72],"the":[13,61,84,86],"MlPSpro":[14],"compiler.":[15],"It":[16,29,51],"has":[17],"been":[18],"well":[19],"recognized":[20],"an":[22],"industrial-strength":[23],"production":[24],"compiler":[25,70,80],"for":[26,76,85],"high-performance":[27],"computing.":[28],"includes":[30],"advanced":[31,44],"inter-procedural":[32],"optimizations,":[33,36,39],"loop":[34],"nest":[35],"global":[37,45],"scalar":[38],"code":[41],"generation":[42],"with":[43],"register":[46],"allocation":[47],"software":[49],"pipelining.":[50],"open-sourced":[53],"in":[54],"2000":[55],"after":[56],"it":[57],"retargeted":[59],"to":[60],"Itanium":[62],"processor.":[63],"Now,":[64],"is":[66],"accepted":[67],"many":[69],"researchers":[71],"a":[73],"good":[74],"infrastructure":[75],"research":[77],"on":[78],"new":[79],"optimizing":[81],"technologies,":[82],"especially":[83],"emerging":[87],"multi-core/many-core":[88],"architecture.":[89]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}