{"id":"https://openalex.org/W2162914165","doi":"https://doi.org/10.1109/ipdps.2008.4536533","title":"A neocortex model implementation on reconfigurable logic with streaming memory","display_name":"A neocortex model implementation on reconfigurable logic with streaming memory","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2162914165","doi":"https://doi.org/10.1109/ipdps.2008.4536533","mag":"2162914165"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536533","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087053938","display_name":"Christopher N. Vutsinas","orcid":null},"institutions":[{"id":"https://openalex.org/I8078737","display_name":"Clemson University","ror":"https://ror.org/037s24f05","country_code":"US","type":"education","lineage":["https://openalex.org/I8078737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher N. Vutsinas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA","institution_ids":["https://openalex.org/I8078737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104090957","display_name":"Tarek M. Taha","orcid":null},"institutions":[{"id":"https://openalex.org/I8078737","display_name":"Clemson University","ror":"https://ror.org/037s24f05","country_code":"US","type":"education","lineage":["https://openalex.org/I8078737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek M. Taha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA","institution_ids":["https://openalex.org/I8078737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058373971","display_name":"Kenneth L. Rice","orcid":null},"institutions":[{"id":"https://openalex.org/I8078737","display_name":"Clemson University","ror":"https://ror.org/037s24f05","country_code":"US","type":"education","lineage":["https://openalex.org/I8078737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth L. Rice","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA","institution_ids":["https://openalex.org/I8078737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I8078737"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8601505756378174},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6294999122619629},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6059780120849609},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5627365112304688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5412123203277588},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.5147576332092285},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4788922369480133},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40214216709136963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.347160279750824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3311404585838318},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10016229748725891}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8601505756378174},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6294999122619629},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6059780120849609},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5627365112304688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5412123203277588},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.5147576332092285},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4788922369480133},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40214216709136963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.347160279750824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3311404585838318},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10016229748725891},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536533","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320337628","display_name":"U.S. Naval Research Laboratory","ror":"https://ror.org/04d23a975"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W51296712","https://openalex.org/W199257278","https://openalex.org/W1570688454","https://openalex.org/W1600790096","https://openalex.org/W2098580305","https://openalex.org/W2099606101","https://openalex.org/W2125663122","https://openalex.org/W2132098438","https://openalex.org/W2143112120","https://openalex.org/W2151903006","https://openalex.org/W2341514930","https://openalex.org/W4250143236","https://openalex.org/W6608020766","https://openalex.org/W6636088555"],"related_works":["https://openalex.org/W2076915000","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154560316","https://openalex.org/W2001585562","https://openalex.org/W2105031241","https://openalex.org/W2077105843","https://openalex.org/W2112804590","https://openalex.org/W2140286994"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"study":[4],"the":[5,17,20,29,46,62],"acceleration":[6],"of":[7,11,19,28,64,74,91,121],"a":[8,26,52,65,71,81,95,111,119,125],"new":[9],"class":[10],"cognitive":[12],"processing":[13,75],"applications":[14],"based":[15],"on":[16,25,80,94],"structure":[18],"neocortex.":[21],"Our":[22,106],"focus":[23],"is":[24],"model":[27],"visual":[30],"cortex":[31],"used":[32],"for":[33],"image":[34],"recognition":[35],"developed":[36],"by":[37],"George":[38],"and":[39,98],"Hawkins.":[40],"We":[41,60,87],"propose":[42],"techniques":[43],"to":[44,77,102],"accelerate":[45],"algorithm":[47],"using":[48,110],"reconfigurable":[49],"logic,":[50],"specifically":[51],"streaming":[53,66,116],"memory":[54,67,117],"architecture":[55],"utilizing":[56],"available":[57],"off-chip":[58],"memory.":[59],"discuss":[61,99],"design":[63,114],"access":[68],"unit":[69],"enabling":[70],"large":[72],"number":[73],"elements":[76],"be":[78],"placed":[79],"single":[82],"FPGA":[83,113],"thus":[84],"increasing":[85],"throughput.":[86,105],"present":[88],"an":[89],"implementation":[90],"our":[92],"approach":[93],"Cray":[96],"XD1":[97],"possible":[100],"extension":[101],"further":[103],"increase":[104],"results":[107],"indicate":[108],"that":[109],"two":[112],"with":[115],"gives":[118],"speedup":[120],"71.9":[122],"times":[123],"over":[124],"purely":[126],"software":[127],"implementation.":[128]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}